summaryrefslogtreecommitdiffstats
path: root/riscv.c (follow)
Commit message (Expand)AuthorAgeFilesLines
* Added simple RISC-V PLIC functionality for NS16550 interruptJiri Gaisler2021-06-101-2/+7
* Added support for RISCV32 systems with CLINT/PLICJiri Gaisler2020-12-151-17/+47
* Add networking support using host tap device2.23Jiri Gaisler2020-10-281-12/+12
* Map RISC-V FPU CSR on host cpu using fenv.hJiri Gaisler2020-09-091-7/+59
* Fix incorrect operation on big-endian hostsJiri Gaisler2020-02-291-81/+119
* Support building on MinGW-W64/MSYS22.19Jiri Gaisler2019-11-091-9/+9
* Improve gdb watchpoint handlingJiri Gaisler2019-11-081-2/+18
* Fix C formatting with indentJiri Gaisler2019-06-111-25/+29
* Avoid array out of bounds warning on RISC-VJiri Gaisler2019-06-111-135/+135
* Silence warnings when compiled with LLVMJiri Gaisler2019-06-111-37/+37
* Made L1 cache optional through --enable-l1cacheJiri Gaisler2019-05-281-1/+20
* Add emulated L1 cache to SMP configurationsJiri Gaisler2019-05-271-10/+28
* Standalone sis - initial commitJiri Gaisler2019-05-141-0/+3201
generated by cgit v1.2.3 (git 2.25.1) at 2024-04-19 08:15:19 +0000