1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
|
/* SPDX-License-Identifier: BSD-2-Clause */
/*
* Copyright (C) 2020 embedded brains GmbH (http://www.embedded-brains.de)
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SMEMORYL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*/
#ifndef LIBBSP_ARM_STM32H7_STM32H7_MEMORY_H
#define LIBBSP_ARM_STM32H7_STM32H7_MEMORY_H
#ifdef __cplusplus
extern "C" {
#endif
extern char stm32h7_memory_null_begin[];
extern char stm32h7_memory_null_end[];
extern char stm32h7_memory_null_size[];
extern char stm32h7_memory_itcm_begin[];
extern char stm32h7_memory_itcm_end[];
extern char stm32h7_memory_itcm_size[];
extern char stm32h7_memory_flash_begin[];
extern char stm32h7_memory_flash_end[];
extern char stm32h7_memory_flash_size[];
extern char stm32h7_memory_dtcm_begin[];
extern char stm32h7_memory_dtcm_end[];
extern char stm32h7_memory_dtcm_size[];
extern char stm32h7_memory_sram_axi_begin[];
extern char stm32h7_memory_sram_axi_end[];
extern char stm32h7_memory_sram_axi_size[];
extern char stm32h7_memory_sram_1_begin[];
extern char stm32h7_memory_sram_1_end[];
extern char stm32h7_memory_sram_1_size[];
extern char stm32h7_memory_sram_2_begin[];
extern char stm32h7_memory_sram_2_end[];
extern char stm32h7_memory_sram_2_size[];
extern char stm32h7_memory_sram_3_begin[];
extern char stm32h7_memory_sram_3_end[];
extern char stm32h7_memory_sram_3_size[];
extern char stm32h7_memory_sram_4_begin[];
extern char stm32h7_memory_sram_4_end[];
extern char stm32h7_memory_sram_4_size[];
extern char stm32h7_memory_sram_backup_begin[];
extern char stm32h7_memory_sram_backup_end[];
extern char stm32h7_memory_sram_backup_size[];
extern char stm32h7_memory_peripheral_begin[];
extern char stm32h7_memory_peripheral_end[];
extern char stm32h7_memory_peripheral_size[];
extern char stm32h7_memory_nor_begin[];
extern char stm32h7_memory_nor_end[];
extern char stm32h7_memory_nor_size[];
extern char stm32h7_memory_sdram_1_begin[];
extern char stm32h7_memory_sdram_1_end[];
extern char stm32h7_memory_sdram_1_size[];
extern char stm32h7_memory_nand_begin[];
extern char stm32h7_memory_nand_end[];
extern char stm32h7_memory_nand_size[];
extern char stm32h7_memory_quadspi_begin[];
extern char stm32h7_memory_quadspi_end[];
extern char stm32h7_memory_quadspi_size[];
extern char stm32h7_memory_sdram_2_begin[];
extern char stm32h7_memory_sdram_2_end[];
extern char stm32h7_memory_sdram_2_size[];
#ifdef __cplusplus
}
#endif
#endif /* LIBBSP_ARM_STM32H7_STM32H7_MEMORY_H */
|
