Age | Commit message (Collapse) | Author |
|
Update #3910.
|
|
Update #3910.
|
|
Update #3910.
|
|
Update #3910.
|
|
This is necessary for libbsd compatibility.
Update #3910.
|
|
Update #3910.
|
|
Update #3910.
|
|
|
|
|
|
The ISR lock must be destroyed to prevent memory corruption if RTEMS_PROFILING
and RTEMS_SMP is enabled.
Close #4158.
|
|
This avoids a cast in DEV_TO_COMMON().
|
|
|
|
|
|
Add a workaround for Cortex-A9 Errata 845369: A short loop including a DMB
instruction might cause a denial of service on another which executes a CP15
broadcast operation.
Close #4115.
|
|
Add a workaround for Cortex-A9 Errata 845369: Under Very Rare Timing
Circumstances Transition into Streaming Mode Might Create Data Corruption.
Update #4115.
|
|
|
|
|
|
|
|
The strlcpy() function ensures there is always a NUL character
at the end of the string. Hence it is safer as strncpy() and it avoids the
compiler warning
|
|
Provide RTEMS_NO_RETURN also in case RTEMS_DEBUG is defined to prevent errors
like this:
error: no return statement in function returning non-void [-Werror=return-type]
Use C11 and C++11 standard means to declare a no-return function.
Close #4122.
|
|
Replace leon3_irqmp_has_timestamp() with irqmp_has_timestamp() and move
it to grlib.h.
Close #4128.
|
|
updates #4028.
|
|
|
|
This adds an AArch64 ILP32 BSP variant based on Qemu's Cortex-A53
emulation with interrupt support using GICv3 and clock support using
the ARM GPT.
|
|
This adds an AArch64 basic BSP based on Qemu's Cortex-A53 emulation with
interrupt support using GICv3 and clock support using the ARM GPT.
|
|
This adds a bsp_reset implementation based on the ARM PSCI
specification often present in ARMv8 systems.
|
|
This breaks out AArch32-specific code so that the shared GICv3 code can
be reused by other architectures.
|
|
This breaks AArch32-specific portions of the ARM GPT driver into their
own file so that the generic code can be moved for reuse by other
architectures.
|
|
This UART driver is now needed for BSPs other than ARM.
|
|
Due to the static allocation of operating system resources the .bss section
needs more space than the .work section.
Close #4117.
|
|
Closes #4093.
|
|
This function is required by libbsd.
|
|
Do not force BSPs to define __ppc_generic.
This was probably the last command line define in the BSPs.
|
|
QEMU is now stricter with MMIO sizes and accesses. uintptr_t on RV64
is 8 bytes and generates an sd instruction that Store/AMO faults
because sifive_test MMIO expects 4 bytes accesses.
|
|
|
|
In a multi-processor system we must broadcast the TLB maintenance operation to
the Inner Shareable domain to ensure that the other processors update their TLB
caches accordingly.
Close #4068.
|
|
Update #3818.
|
|
Use a far jump to avoid errors like this:
relocation truncated to fit: R_RISCV_JAL against symbol `boot_card'
|
|
Update #3818.
|
|
Closes #4040.
|
|
Closes #4040.
|
|
closes #4069.
|
|
The inter-processor interrupt (IPI) may be used to process per-CPU jobs.
See for example the blocked handler in T_interrupt_test().
Update #3199.
|
|
Closes #4055
Closes #4056
|
|
|
|
|
|
|
|
The external UART over SPI device SC16IS752 uses the interrupt server
for interrupt processing. The interrupt server is also heavily used by
libbsd. The interrupt processing for the SC16IS752 is time critical and
doesn't work if network traffic is processed at the same priority.
With #4033 custom interrupt servers are available. Change
atsam_sc16is752_spi_create() to support user-defined interrupt servers.
Introduced atsam_sc16is752_spi_config to cut down the argument count of
this function.
Close #4039.
|
|
|
|
|