summaryrefslogtreecommitdiff
path: root/bsps/include/grlib/spwrmap-regs.h
diff options
context:
space:
mode:
Diffstat (limited to 'bsps/include/grlib/spwrmap-regs.h')
-rw-r--r--bsps/include/grlib/spwrmap-regs.h235
1 files changed, 141 insertions, 94 deletions
diff --git a/bsps/include/grlib/spwrmap-regs.h b/bsps/include/grlib/spwrmap-regs.h
index e0cd8de786..bc08dbcd37 100644
--- a/bsps/include/grlib/spwrmap-regs.h
+++ b/bsps/include/grlib/spwrmap-regs.h
@@ -87,8 +87,9 @@ extern "C" {
#define SPWRMAP_RTPMAP_PE_SHIFT 1
#define SPWRMAP_RTPMAP_PE_MASK 0x1ffeU
#define SPWRMAP_RTPMAP_PE_GET( _reg ) \
- ( ( ( _reg ) >> 1 ) & 0xfffU )
-#define SPWRMAP_RTPMAP_PE( _val ) ( ( _val ) << 1 )
+ ( ( ( _reg ) & SPWRMAP_RTPMAP_PE_MASK ) >> SPWRMAP_RTPMAP_PE_SHIFT )
+#define SPWRMAP_RTPMAP_PE( _val ) \
+ ( ( _val ) << SPWRMAP_RTPMAP_PE_SHIFT )
#define SPWRMAP_RTPMAP_PD 0x1U
@@ -142,8 +143,9 @@ extern "C" {
#define SPWRMAP_PCTRL_RD_SHIFT 24
#define SPWRMAP_PCTRL_RD_MASK 0xff000000U
#define SPWRMAP_PCTRL_RD_GET( _reg ) \
- ( ( ( _reg ) >> 24 ) & 0xffU )
-#define SPWRMAP_PCTRL_RD( _val ) ( ( _val ) << 24 )
+ ( ( ( _reg ) & SPWRMAP_PCTRL_RD_MASK ) >> SPWRMAP_PCTRL_RD_SHIFT )
+#define SPWRMAP_PCTRL_RD( _val ) \
+ ( ( _val ) << SPWRMAP_PCTRL_RD_SHIFT )
#define SPWRMAP_PCTRL_ST 0x200000U
@@ -211,8 +213,9 @@ extern "C" {
#define SPWRMAP_PSTSCFG_EC_SHIFT 20
#define SPWRMAP_PSTSCFG_EC_MASK 0xf00000U
#define SPWRMAP_PSTSCFG_EC_GET( _reg ) \
- ( ( ( _reg ) >> 20 ) & 0xfU )
-#define SPWRMAP_PSTSCFG_EC( _val ) ( ( _val ) << 20 )
+ ( ( ( _reg ) & SPWRMAP_PSTSCFG_EC_MASK ) >> SPWRMAP_PSTSCFG_EC_SHIFT )
+#define SPWRMAP_PSTSCFG_EC( _val ) \
+ ( ( _val ) << SPWRMAP_PSTSCFG_EC_SHIFT )
#define SPWRMAP_PSTSCFG_TS 0x40000U
@@ -221,16 +224,18 @@ extern "C" {
#define SPWRMAP_PSTSCFG_IP_SHIFT 7
#define SPWRMAP_PSTSCFG_IP_MASK 0xf80U
#define SPWRMAP_PSTSCFG_IP_GET( _reg ) \
- ( ( ( _reg ) >> 7 ) & 0x1fU )
-#define SPWRMAP_PSTSCFG_IP( _val ) ( ( _val ) << 7 )
+ ( ( ( _reg ) & SPWRMAP_PSTSCFG_IP_MASK ) >> SPWRMAP_PSTSCFG_IP_SHIFT )
+#define SPWRMAP_PSTSCFG_IP( _val ) \
+ ( ( _val ) << SPWRMAP_PSTSCFG_IP_SHIFT )
#define SPWRMAP_PSTSCFG_CP 0x10U
#define SPWRMAP_PSTSCFG_PC_SHIFT 0
#define SPWRMAP_PSTSCFG_PC_MASK 0xfU
#define SPWRMAP_PSTSCFG_PC_GET( _reg ) \
- ( ( ( _reg ) >> 0 ) & 0xfU )
-#define SPWRMAP_PSTSCFG_PC( _val ) ( ( _val ) << 0 )
+ ( ( ( _reg ) & SPWRMAP_PSTSCFG_PC_MASK ) >> SPWRMAP_PSTSCFG_PC_SHIFT )
+#define SPWRMAP_PSTSCFG_PC( _val ) \
+ ( ( _val ) << SPWRMAP_PSTSCFG_PC_SHIFT )
/** @} */
@@ -246,8 +251,9 @@ extern "C" {
#define SPWRMAP_PSTS_PT_SHIFT 30
#define SPWRMAP_PSTS_PT_MASK 0xc0000000U
#define SPWRMAP_PSTS_PT_GET( _reg ) \
- ( ( ( _reg ) >> 30 ) & 0x3U )
-#define SPWRMAP_PSTS_PT( _val ) ( ( _val ) << 30 )
+ ( ( ( _reg ) & SPWRMAP_PSTS_PT_MASK ) >> SPWRMAP_PSTS_PT_SHIFT )
+#define SPWRMAP_PSTS_PT( _val ) \
+ ( ( _val ) << SPWRMAP_PSTS_PT_SHIFT )
#define SPWRMAP_PSTS_PL 0x20000000U
@@ -274,14 +280,16 @@ extern "C" {
#define SPWRMAP_PSTS_LS_SHIFT 12
#define SPWRMAP_PSTS_LS_MASK 0x7000U
#define SPWRMAP_PSTS_LS_GET( _reg ) \
- ( ( ( _reg ) >> 12 ) & 0x7U )
-#define SPWRMAP_PSTS_LS( _val ) ( ( _val ) << 12 )
+ ( ( ( _reg ) & SPWRMAP_PSTS_LS_MASK ) >> SPWRMAP_PSTS_LS_SHIFT )
+#define SPWRMAP_PSTS_LS( _val ) \
+ ( ( _val ) << SPWRMAP_PSTS_LS_SHIFT )
#define SPWRMAP_PSTS_IP_SHIFT 7
#define SPWRMAP_PSTS_IP_MASK 0xf80U
#define SPWRMAP_PSTS_IP_GET( _reg ) \
- ( ( ( _reg ) >> 7 ) & 0x1fU )
-#define SPWRMAP_PSTS_IP( _val ) ( ( _val ) << 7 )
+ ( ( ( _reg ) & SPWRMAP_PSTS_IP_MASK ) >> SPWRMAP_PSTS_IP_SHIFT )
+#define SPWRMAP_PSTS_IP( _val ) \
+ ( ( _val ) << SPWRMAP_PSTS_IP_SHIFT )
#define SPWRMAP_PSTS_PR 0x40U
@@ -311,8 +319,9 @@ extern "C" {
#define SPWRMAP_PTIMER_RL_SHIFT 0
#define SPWRMAP_PTIMER_RL_MASK 0xffffU
#define SPWRMAP_PTIMER_RL_GET( _reg ) \
- ( ( ( _reg ) >> 0 ) & 0xffffU )
-#define SPWRMAP_PTIMER_RL( _val ) ( ( _val ) << 0 )
+ ( ( ( _reg ) & SPWRMAP_PTIMER_RL_MASK ) >> SPWRMAP_PTIMER_RL_SHIFT )
+#define SPWRMAP_PTIMER_RL( _val ) \
+ ( ( _val ) << SPWRMAP_PTIMER_RL_SHIFT )
/** @} */
@@ -328,14 +337,16 @@ extern "C" {
#define SPWRMAP_PCTRL2CFG_SM_SHIFT 24
#define SPWRMAP_PCTRL2CFG_SM_MASK 0xff000000U
#define SPWRMAP_PCTRL2CFG_SM_GET( _reg ) \
- ( ( ( _reg ) >> 24 ) & 0xffU )
-#define SPWRMAP_PCTRL2CFG_SM( _val ) ( ( _val ) << 24 )
+ ( ( ( _reg ) & SPWRMAP_PCTRL2CFG_SM_MASK ) >> SPWRMAP_PCTRL2CFG_SM_SHIFT )
+#define SPWRMAP_PCTRL2CFG_SM( _val ) \
+ ( ( _val ) << SPWRMAP_PCTRL2CFG_SM_SHIFT )
#define SPWRMAP_PCTRL2CFG_SV_SHIFT 16
#define SPWRMAP_PCTRL2CFG_SV_MASK 0xff0000U
#define SPWRMAP_PCTRL2CFG_SV_GET( _reg ) \
- ( ( ( _reg ) >> 16 ) & 0xffU )
-#define SPWRMAP_PCTRL2CFG_SV( _val ) ( ( _val ) << 16 )
+ ( ( ( _reg ) & SPWRMAP_PCTRL2CFG_SV_MASK ) >> SPWRMAP_PCTRL2CFG_SV_SHIFT )
+#define SPWRMAP_PCTRL2CFG_SV( _val ) \
+ ( ( _val ) << SPWRMAP_PCTRL2CFG_SV_SHIFT )
#define SPWRMAP_PCTRL2CFG_OR 0x8000U
@@ -353,14 +364,16 @@ extern "C" {
#define SPWRMAP_PCTRL2_SM_SHIFT 24
#define SPWRMAP_PCTRL2_SM_MASK 0xff000000U
#define SPWRMAP_PCTRL2_SM_GET( _reg ) \
- ( ( ( _reg ) >> 24 ) & 0xffU )
-#define SPWRMAP_PCTRL2_SM( _val ) ( ( _val ) << 24 )
+ ( ( ( _reg ) & SPWRMAP_PCTRL2_SM_MASK ) >> SPWRMAP_PCTRL2_SM_SHIFT )
+#define SPWRMAP_PCTRL2_SM( _val ) \
+ ( ( _val ) << SPWRMAP_PCTRL2_SM_SHIFT )
#define SPWRMAP_PCTRL2_SV_SHIFT 16
#define SPWRMAP_PCTRL2_SV_MASK 0xff0000U
#define SPWRMAP_PCTRL2_SV_GET( _reg ) \
- ( ( ( _reg ) >> 16 ) & 0xffU )
-#define SPWRMAP_PCTRL2_SV( _val ) ( ( _val ) << 16 )
+ ( ( ( _reg ) & SPWRMAP_PCTRL2_SV_MASK ) >> SPWRMAP_PCTRL2_SV_SHIFT )
+#define SPWRMAP_PCTRL2_SV( _val ) \
+ ( ( _val ) << SPWRMAP_PCTRL2_SV_SHIFT )
#define SPWRMAP_PCTRL2_OR 0x8000U
@@ -377,8 +390,9 @@ extern "C" {
#define SPWRMAP_PCTRL2_SD_SHIFT 1
#define SPWRMAP_PCTRL2_SD_MASK 0x3eU
#define SPWRMAP_PCTRL2_SD_GET( _reg ) \
- ( ( ( _reg ) >> 1 ) & 0x1fU )
-#define SPWRMAP_PCTRL2_SD( _val ) ( ( _val ) << 1 )
+ ( ( ( _reg ) & SPWRMAP_PCTRL2_SD_MASK ) >> SPWRMAP_PCTRL2_SD_SHIFT )
+#define SPWRMAP_PCTRL2_SD( _val ) \
+ ( ( _val ) << SPWRMAP_PCTRL2_SD_SHIFT )
#define SPWRMAP_PCTRL2_SC 0x1U
@@ -396,14 +410,16 @@ extern "C" {
#define SPWRMAP_RTRCFG_SP_SHIFT 27
#define SPWRMAP_RTRCFG_SP_MASK 0xf8000000U
#define SPWRMAP_RTRCFG_SP_GET( _reg ) \
- ( ( ( _reg ) >> 27 ) & 0x1fU )
-#define SPWRMAP_RTRCFG_SP( _val ) ( ( _val ) << 27 )
+ ( ( ( _reg ) & SPWRMAP_RTRCFG_SP_MASK ) >> SPWRMAP_RTRCFG_SP_SHIFT )
+#define SPWRMAP_RTRCFG_SP( _val ) \
+ ( ( _val ) << SPWRMAP_RTRCFG_SP_SHIFT )
#define SPWRMAP_RTRCFG_AP_SHIFT 22
#define SPWRMAP_RTRCFG_AP_MASK 0x7c00000U
#define SPWRMAP_RTRCFG_AP_GET( _reg ) \
- ( ( ( _reg ) >> 22 ) & 0x1fU )
-#define SPWRMAP_RTRCFG_AP( _val ) ( ( _val ) << 22 )
+ ( ( ( _reg ) & SPWRMAP_RTRCFG_AP_MASK ) >> SPWRMAP_RTRCFG_AP_SHIFT )
+#define SPWRMAP_RTRCFG_AP( _val ) \
+ ( ( _val ) << SPWRMAP_RTRCFG_AP_SHIFT )
#define SPWRMAP_RTRCFG_SR 0x8000U
@@ -452,14 +468,16 @@ extern "C" {
#define SPWRMAP_TC_CF_SHIFT 6
#define SPWRMAP_TC_CF_MASK 0xc0U
#define SPWRMAP_TC_CF_GET( _reg ) \
- ( ( ( _reg ) >> 6 ) & 0x3U )
-#define SPWRMAP_TC_CF( _val ) ( ( _val ) << 6 )
+ ( ( ( _reg ) & SPWRMAP_TC_CF_MASK ) >> SPWRMAP_TC_CF_SHIFT )
+#define SPWRMAP_TC_CF( _val ) \
+ ( ( _val ) << SPWRMAP_TC_CF_SHIFT )
#define SPWRMAP_TC_TC_SHIFT 0
#define SPWRMAP_TC_TC_MASK 0x3fU
#define SPWRMAP_TC_TC_GET( _reg ) \
- ( ( ( _reg ) >> 0 ) & 0x3fU )
-#define SPWRMAP_TC_TC( _val ) ( ( _val ) << 0 )
+ ( ( ( _reg ) & SPWRMAP_TC_TC_MASK ) >> SPWRMAP_TC_TC_SHIFT )
+#define SPWRMAP_TC_TC( _val ) \
+ ( ( _val ) << SPWRMAP_TC_TC_SHIFT )
/** @} */
@@ -474,26 +492,30 @@ extern "C" {
#define SPWRMAP_VER_MA_SHIFT 24
#define SPWRMAP_VER_MA_MASK 0xff000000U
#define SPWRMAP_VER_MA_GET( _reg ) \
- ( ( ( _reg ) >> 24 ) & 0xffU )
-#define SPWRMAP_VER_MA( _val ) ( ( _val ) << 24 )
+ ( ( ( _reg ) & SPWRMAP_VER_MA_MASK ) >> SPWRMAP_VER_MA_SHIFT )
+#define SPWRMAP_VER_MA( _val ) \
+ ( ( _val ) << SPWRMAP_VER_MA_SHIFT )
#define SPWRMAP_VER_MI_SHIFT 16
#define SPWRMAP_VER_MI_MASK 0xff0000U
#define SPWRMAP_VER_MI_GET( _reg ) \
- ( ( ( _reg ) >> 16 ) & 0xffU )
-#define SPWRMAP_VER_MI( _val ) ( ( _val ) << 16 )
+ ( ( ( _reg ) & SPWRMAP_VER_MI_MASK ) >> SPWRMAP_VER_MI_SHIFT )
+#define SPWRMAP_VER_MI( _val ) \
+ ( ( _val ) << SPWRMAP_VER_MI_SHIFT )
#define SPWRMAP_VER_PA_SHIFT 8
#define SPWRMAP_VER_PA_MASK 0xff00U
#define SPWRMAP_VER_PA_GET( _reg ) \
- ( ( ( _reg ) >> 8 ) & 0xffU )
-#define SPWRMAP_VER_PA( _val ) ( ( _val ) << 8 )
+ ( ( ( _reg ) & SPWRMAP_VER_PA_MASK ) >> SPWRMAP_VER_PA_SHIFT )
+#define SPWRMAP_VER_PA( _val ) \
+ ( ( _val ) << SPWRMAP_VER_PA_SHIFT )
#define SPWRMAP_VER_ID_SHIFT 0
#define SPWRMAP_VER_ID_MASK 0xffU
#define SPWRMAP_VER_ID_GET( _reg ) \
- ( ( ( _reg ) >> 0 ) & 0xffU )
-#define SPWRMAP_VER_ID( _val ) ( ( _val ) << 0 )
+ ( ( ( _reg ) & SPWRMAP_VER_ID_MASK ) >> SPWRMAP_VER_ID_SHIFT )
+#define SPWRMAP_VER_ID( _val ) \
+ ( ( _val ) << SPWRMAP_VER_ID_SHIFT )
/** @} */
@@ -508,8 +530,9 @@ extern "C" {
#define SPWRMAP_IDIV_ID_SHIFT 0
#define SPWRMAP_IDIV_ID_MASK 0xffU
#define SPWRMAP_IDIV_ID_GET( _reg ) \
- ( ( ( _reg ) >> 0 ) & 0xffU )
-#define SPWRMAP_IDIV_ID( _val ) ( ( _val ) << 0 )
+ ( ( ( _reg ) & SPWRMAP_IDIV_ID_MASK ) >> SPWRMAP_IDIV_ID_SHIFT )
+#define SPWRMAP_IDIV_ID( _val ) \
+ ( ( _val ) << SPWRMAP_IDIV_ID_SHIFT )
/** @} */
@@ -537,8 +560,9 @@ extern "C" {
#define SPWRMAP_PRESCALER_RL_SHIFT 0
#define SPWRMAP_PRESCALER_RL_MASK 0xffffU
#define SPWRMAP_PRESCALER_RL_GET( _reg ) \
- ( ( ( _reg ) >> 0 ) & 0xffffU )
-#define SPWRMAP_PRESCALER_RL( _val ) ( ( _val ) << 0 )
+ ( ( ( _reg ) & SPWRMAP_PRESCALER_RL_MASK ) >> SPWRMAP_PRESCALER_RL_SHIFT )
+#define SPWRMAP_PRESCALER_RL( _val ) \
+ ( ( _val ) << SPWRMAP_PRESCALER_RL_SHIFT )
/** @} */
@@ -585,8 +609,9 @@ extern "C" {
#define SPWRMAP_IPMASK_IE_SHIFT 0
#define SPWRMAP_IPMASK_IE_MASK 0xffffffffU
#define SPWRMAP_IPMASK_IE_GET( _reg ) \
- ( ( ( _reg ) >> 0 ) & 0xffffffffU )
-#define SPWRMAP_IPMASK_IE( _val ) ( ( _val ) << 0 )
+ ( ( ( _reg ) & SPWRMAP_IPMASK_IE_MASK ) >> SPWRMAP_IPMASK_IE_SHIFT )
+#define SPWRMAP_IPMASK_IE( _val ) \
+ ( ( _val ) << SPWRMAP_IPMASK_IE_SHIFT )
/** @} */
@@ -601,8 +626,9 @@ extern "C" {
#define SPWRMAP_PIP_IP_SHIFT 0
#define SPWRMAP_PIP_IP_MASK 0xffffffffU
#define SPWRMAP_PIP_IP_GET( _reg ) \
- ( ( ( _reg ) >> 0 ) & 0xffffffffU )
-#define SPWRMAP_PIP_IP( _val ) ( ( _val ) << 0 )
+ ( ( ( _reg ) & SPWRMAP_PIP_IP_MASK ) >> SPWRMAP_PIP_IP_SHIFT )
+#define SPWRMAP_PIP_IP( _val ) \
+ ( ( _val ) << SPWRMAP_PIP_IP_SHIFT )
/** @} */
@@ -630,8 +656,9 @@ extern "C" {
#define SPWRMAP_ICODEGEN_IN_SHIFT 0
#define SPWRMAP_ICODEGEN_IN_MASK 0x3fU
#define SPWRMAP_ICODEGEN_IN_GET( _reg ) \
- ( ( ( _reg ) >> 0 ) & 0x3fU )
-#define SPWRMAP_ICODEGEN_IN( _val ) ( ( _val ) << 0 )
+ ( ( ( _reg ) & SPWRMAP_ICODEGEN_IN_MASK ) >> SPWRMAP_ICODEGEN_IN_SHIFT )
+#define SPWRMAP_ICODEGEN_IN( _val ) \
+ ( ( _val ) << SPWRMAP_ICODEGEN_IN_SHIFT )
/** @} */
@@ -647,8 +674,9 @@ extern "C" {
#define SPWRMAP_ISR0_IB_SHIFT 0
#define SPWRMAP_ISR0_IB_MASK 0xffffffffU
#define SPWRMAP_ISR0_IB_GET( _reg ) \
- ( ( ( _reg ) >> 0 ) & 0xffffffffU )
-#define SPWRMAP_ISR0_IB( _val ) ( ( _val ) << 0 )
+ ( ( ( _reg ) & SPWRMAP_ISR0_IB_MASK ) >> SPWRMAP_ISR0_IB_SHIFT )
+#define SPWRMAP_ISR0_IB( _val ) \
+ ( ( _val ) << SPWRMAP_ISR0_IB_SHIFT )
/** @} */
@@ -664,8 +692,9 @@ extern "C" {
#define SPWRMAP_ISR1_IB_SHIFT 0
#define SPWRMAP_ISR1_IB_MASK 0xffffffffU
#define SPWRMAP_ISR1_IB_GET( _reg ) \
- ( ( ( _reg ) >> 0 ) & 0xffffffffU )
-#define SPWRMAP_ISR1_IB( _val ) ( ( _val ) << 0 )
+ ( ( ( _reg ) & SPWRMAP_ISR1_IB_MASK ) >> SPWRMAP_ISR1_IB_SHIFT )
+#define SPWRMAP_ISR1_IB( _val ) \
+ ( ( _val ) << SPWRMAP_ISR1_IB_SHIFT )
/** @} */
@@ -681,8 +710,9 @@ extern "C" {
#define SPWRMAP_ISRTIMER_RL_SHIFT 0
#define SPWRMAP_ISRTIMER_RL_MASK 0xffffU
#define SPWRMAP_ISRTIMER_RL_GET( _reg ) \
- ( ( ( _reg ) >> 0 ) & 0xffffU )
-#define SPWRMAP_ISRTIMER_RL( _val ) ( ( _val ) << 0 )
+ ( ( ( _reg ) & SPWRMAP_ISRTIMER_RL_MASK ) >> SPWRMAP_ISRTIMER_RL_SHIFT )
+#define SPWRMAP_ISRTIMER_RL( _val ) \
+ ( ( _val ) << SPWRMAP_ISRTIMER_RL_SHIFT )
/** @} */
@@ -698,8 +728,9 @@ extern "C" {
#define SPWRMAP_AITIMER_RL_SHIFT 0
#define SPWRMAP_AITIMER_RL_MASK 0xffffU
#define SPWRMAP_AITIMER_RL_GET( _reg ) \
- ( ( ( _reg ) >> 0 ) & 0xffffU )
-#define SPWRMAP_AITIMER_RL( _val ) ( ( _val ) << 0 )
+ ( ( ( _reg ) & SPWRMAP_AITIMER_RL_MASK ) >> SPWRMAP_AITIMER_RL_SHIFT )
+#define SPWRMAP_AITIMER_RL( _val ) \
+ ( ( _val ) << SPWRMAP_AITIMER_RL_SHIFT )
/** @} */
@@ -715,8 +746,9 @@ extern "C" {
#define SPWRMAP_ISRCTIMER_RL_SHIFT 0
#define SPWRMAP_ISRCTIMER_RL_MASK 0x1fU
#define SPWRMAP_ISRCTIMER_RL_GET( _reg ) \
- ( ( ( _reg ) >> 0 ) & 0x1fU )
-#define SPWRMAP_ISRCTIMER_RL( _val ) ( ( _val ) << 0 )
+ ( ( ( _reg ) & SPWRMAP_ISRCTIMER_RL_MASK ) >> SPWRMAP_ISRCTIMER_RL_SHIFT )
+#define SPWRMAP_ISRCTIMER_RL( _val ) \
+ ( ( _val ) << SPWRMAP_ISRCTIMER_RL_SHIFT )
/** @} */
@@ -731,8 +763,9 @@ extern "C" {
#define SPWRMAP_LRUNSTAT_LR_SHIFT 1
#define SPWRMAP_LRUNSTAT_LR_MASK 0xfffffffeU
#define SPWRMAP_LRUNSTAT_LR_GET( _reg ) \
- ( ( ( _reg ) >> 1 ) & 0x7fffffffU )
-#define SPWRMAP_LRUNSTAT_LR( _val ) ( ( _val ) << 1 )
+ ( ( ( _reg ) & SPWRMAP_LRUNSTAT_LR_MASK ) >> SPWRMAP_LRUNSTAT_LR_SHIFT )
+#define SPWRMAP_LRUNSTAT_LR( _val ) \
+ ( ( _val ) << SPWRMAP_LRUNSTAT_LR_SHIFT )
/** @} */
@@ -747,20 +780,23 @@ extern "C" {
#define SPWRMAP_CAP_AF_SHIFT 24
#define SPWRMAP_CAP_AF_MASK 0x3000000U
#define SPWRMAP_CAP_AF_GET( _reg ) \
- ( ( ( _reg ) >> 24 ) & 0x3U )
-#define SPWRMAP_CAP_AF( _val ) ( ( _val ) << 24 )
+ ( ( ( _reg ) & SPWRMAP_CAP_AF_MASK ) >> SPWRMAP_CAP_AF_SHIFT )
+#define SPWRMAP_CAP_AF( _val ) \
+ ( ( _val ) << SPWRMAP_CAP_AF_SHIFT )
#define SPWRMAP_CAP_PF_SHIFT 20
#define SPWRMAP_CAP_PF_MASK 0x700000U
#define SPWRMAP_CAP_PF_GET( _reg ) \
- ( ( ( _reg ) >> 20 ) & 0x7U )
-#define SPWRMAP_CAP_PF( _val ) ( ( _val ) << 20 )
+ ( ( ( _reg ) & SPWRMAP_CAP_PF_MASK ) >> SPWRMAP_CAP_PF_SHIFT )
+#define SPWRMAP_CAP_PF( _val ) \
+ ( ( _val ) << SPWRMAP_CAP_PF_SHIFT )
#define SPWRMAP_CAP_RM_SHIFT 16
#define SPWRMAP_CAP_RM_MASK 0x70000U
#define SPWRMAP_CAP_RM_GET( _reg ) \
- ( ( ( _reg ) >> 16 ) & 0x7U )
-#define SPWRMAP_CAP_RM( _val ) ( ( _val ) << 16 )
+ ( ( ( _reg ) & SPWRMAP_CAP_RM_MASK ) >> SPWRMAP_CAP_RM_SHIFT )
+#define SPWRMAP_CAP_RM( _val ) \
+ ( ( _val ) << SPWRMAP_CAP_RM_SHIFT )
#define SPWRMAP_CAP_AS 0x4000U
@@ -775,14 +811,16 @@ extern "C" {
#define SPWRMAP_CAP_PC_SHIFT 5
#define SPWRMAP_CAP_PC_MASK 0x3e0U
#define SPWRMAP_CAP_PC_GET( _reg ) \
- ( ( ( _reg ) >> 5 ) & 0x1fU )
-#define SPWRMAP_CAP_PC( _val ) ( ( _val ) << 5 )
+ ( ( ( _reg ) & SPWRMAP_CAP_PC_MASK ) >> SPWRMAP_CAP_PC_SHIFT )
+#define SPWRMAP_CAP_PC( _val ) \
+ ( ( _val ) << SPWRMAP_CAP_PC_SHIFT )
#define SPWRMAP_CAP_CC_SHIFT 0
#define SPWRMAP_CAP_CC_MASK 0x1fU
#define SPWRMAP_CAP_CC_GET( _reg ) \
- ( ( ( _reg ) >> 0 ) & 0x1fU )
-#define SPWRMAP_CAP_CC( _val ) ( ( _val ) << 0 )
+ ( ( ( _reg ) & SPWRMAP_CAP_CC_MASK ) >> SPWRMAP_CAP_CC_SHIFT )
+#define SPWRMAP_CAP_CC( _val ) \
+ ( ( _val ) << SPWRMAP_CAP_CC_SHIFT )
/** @} */
@@ -798,14 +836,16 @@ extern "C" {
#define SPWRMAP_PNPVEND_VI_SHIFT 16
#define SPWRMAP_PNPVEND_VI_MASK 0xffff0000U
#define SPWRMAP_PNPVEND_VI_GET( _reg ) \
- ( ( ( _reg ) >> 16 ) & 0xffffU )
-#define SPWRMAP_PNPVEND_VI( _val ) ( ( _val ) << 16 )
+ ( ( ( _reg ) & SPWRMAP_PNPVEND_VI_MASK ) >> SPWRMAP_PNPVEND_VI_SHIFT )
+#define SPWRMAP_PNPVEND_VI( _val ) \
+ ( ( _val ) << SPWRMAP_PNPVEND_VI_SHIFT )
#define SPWRMAP_PNPVEND_PI_SHIFT 0
#define SPWRMAP_PNPVEND_PI_MASK 0xffffU
#define SPWRMAP_PNPVEND_PI_GET( _reg ) \
- ( ( ( _reg ) >> 0 ) & 0xffffU )
-#define SPWRMAP_PNPVEND_PI( _val ) ( ( _val ) << 0 )
+ ( ( ( _reg ) & SPWRMAP_PNPVEND_PI_MASK ) >> SPWRMAP_PNPVEND_PI_SHIFT )
+#define SPWRMAP_PNPVEND_PI( _val ) \
+ ( ( _val ) << SPWRMAP_PNPVEND_PI_SHIFT )
/** @} */
@@ -821,14 +861,16 @@ extern "C" {
#define SPWRMAP_PNPUVEND_VI_SHIFT 16
#define SPWRMAP_PNPUVEND_VI_MASK 0xffff0000U
#define SPWRMAP_PNPUVEND_VI_GET( _reg ) \
- ( ( ( _reg ) >> 16 ) & 0xffffU )
-#define SPWRMAP_PNPUVEND_VI( _val ) ( ( _val ) << 16 )
+ ( ( ( _reg ) & SPWRMAP_PNPUVEND_VI_MASK ) >> SPWRMAP_PNPUVEND_VI_SHIFT )
+#define SPWRMAP_PNPUVEND_VI( _val ) \
+ ( ( _val ) << SPWRMAP_PNPUVEND_VI_SHIFT )
#define SPWRMAP_PNPUVEND_PI_SHIFT 0
#define SPWRMAP_PNPUVEND_PI_MASK 0xffffU
#define SPWRMAP_PNPUVEND_PI_GET( _reg ) \
- ( ( ( _reg ) >> 0 ) & 0xffffU )
-#define SPWRMAP_PNPUVEND_PI( _val ) ( ( _val ) << 0 )
+ ( ( ( _reg ) & SPWRMAP_PNPUVEND_PI_MASK ) >> SPWRMAP_PNPUVEND_PI_SHIFT )
+#define SPWRMAP_PNPUVEND_PI( _val ) \
+ ( ( _val ) << SPWRMAP_PNPUVEND_PI_SHIFT )
/** @} */
@@ -844,8 +886,9 @@ extern "C" {
#define SPWRMAP_PNPUSN_SN_SHIFT 0
#define SPWRMAP_PNPUSN_SN_MASK 0xffffffffU
#define SPWRMAP_PNPUSN_SN_GET( _reg ) \
- ( ( ( _reg ) >> 0 ) & 0xffffffffU )
-#define SPWRMAP_PNPUSN_SN( _val ) ( ( _val ) << 0 )
+ ( ( ( _reg ) & SPWRMAP_PNPUSN_SN_MASK ) >> SPWRMAP_PNPUSN_SN_SHIFT )
+#define SPWRMAP_PNPUSN_SN( _val ) \
+ ( ( _val ) << SPWRMAP_PNPUSN_SN_SHIFT )
/** @} */
@@ -861,8 +904,9 @@ extern "C" {
#define SPWRMAP_MAXPLEN_ML_SHIFT 0
#define SPWRMAP_MAXPLEN_ML_MASK 0x1ffffffU
#define SPWRMAP_MAXPLEN_ML_GET( _reg ) \
- ( ( ( _reg ) >> 0 ) & 0x1ffffffU )
-#define SPWRMAP_MAXPLEN_ML( _val ) ( ( _val ) << 0 )
+ ( ( ( _reg ) & SPWRMAP_MAXPLEN_ML_MASK ) >> SPWRMAP_MAXPLEN_ML_SHIFT )
+#define SPWRMAP_MAXPLEN_ML( _val ) \
+ ( ( _val ) << SPWRMAP_MAXPLEN_ML_SHIFT )
/** @} */
@@ -877,14 +921,16 @@ extern "C" {
#define SPWRMAP_CREDCNT_OC_SHIFT 6
#define SPWRMAP_CREDCNT_OC_MASK 0xfc0U
#define SPWRMAP_CREDCNT_OC_GET( _reg ) \
- ( ( ( _reg ) >> 6 ) & 0x3fU )
-#define SPWRMAP_CREDCNT_OC( _val ) ( ( _val ) << 6 )
+ ( ( ( _reg ) & SPWRMAP_CREDCNT_OC_MASK ) >> SPWRMAP_CREDCNT_OC_SHIFT )
+#define SPWRMAP_CREDCNT_OC( _val ) \
+ ( ( _val ) << SPWRMAP_CREDCNT_OC_SHIFT )
#define SPWRMAP_CREDCNT_IC_SHIFT 0
#define SPWRMAP_CREDCNT_IC_MASK 0x3fU
#define SPWRMAP_CREDCNT_IC_GET( _reg ) \
- ( ( ( _reg ) >> 0 ) & 0x3fU )
-#define SPWRMAP_CREDCNT_IC( _val ) ( ( _val ) << 0 )
+ ( ( ( _reg ) & SPWRMAP_CREDCNT_IC_MASK ) >> SPWRMAP_CREDCNT_IC_SHIFT )
+#define SPWRMAP_CREDCNT_IC( _val ) \
+ ( ( _val ) << SPWRMAP_CREDCNT_IC_SHIFT )
/** @} */
@@ -908,8 +954,9 @@ extern "C" {
#define SPWRMAP_RTCOMB_PE_SHIFT 1
#define SPWRMAP_RTCOMB_PE_MASK 0xffffeU
#define SPWRMAP_RTCOMB_PE_GET( _reg ) \
- ( ( ( _reg ) >> 1 ) & 0x7ffffU )
-#define SPWRMAP_RTCOMB_PE( _val ) ( ( _val ) << 1 )
+ ( ( ( _reg ) & SPWRMAP_RTCOMB_PE_MASK ) >> SPWRMAP_RTCOMB_PE_SHIFT )
+#define SPWRMAP_RTCOMB_PE( _val ) \
+ ( ( _val ) << SPWRMAP_RTCOMB_PE_SHIFT )
#define SPWRMAP_RTCOMB_PD 0x1U