blob: a2def36606c95422c2ff12cbf09032f71507bf01 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
|
SPDX-License-Identifier: CC-BY-SA-4.0 OR BSD-2-Clause
actions:
- get-integer: null
- define: null
build-type: option
copyrights:
- Copyright (C) 2020 embedded brains GmbH (http://www.embedded-brains.de)
default: 100000000
default-by-variant:
- value: 100000000
variants:
- arm/xilinx_zynqmp_ultra96.*
description: |
Zynq UART clock frequency in Hz
enabled-by: true
format: '{}'
links: []
name: ZYNQ_CLOCK_UART
type: build
|
