summaryrefslogtreecommitdiffstats
path: root/spec/build/bsps/aarch64/xilinx-zynqmp/optclkuart.yml
blob: d663d6f640e7dc64b39cb12c3c96fae917be0f9e (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
SPDX-License-Identifier: CC-BY-SA-4.0 OR BSD-2-Clause
actions:
- get-integer: null
- define: null
build-type: option
copyrights:
- Copyright (C) 2020 On-Line Applications Research (OAR)
default: 100000000
default-by-variant:
- value: 100000000
  variants:
  - aarch64/xilinx_zynqmp_ilp32.*
  - aarch64/xilinx_zynqmp_lp64.*
description: |
  Zynq UART clock frequency in Hz
enabled-by: true
format: '{}'
links: []
name: ZYNQ_CLOCK_UART
type: build