summaryrefslogtreecommitdiffstats
path: root/spec/build/bsps/aarch64/xilinx-zynqmp/optclki2c1.yml
blob: 0431a7fac766e9785e417b69c54fdc274b048f03 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
SPDX-License-Identifier: CC-BY-SA-4.0 OR BSD-2-Clause
actions:
- get-integer: null
- define: null
build-type: option
copyrights: |
  Copyright (C) 2021 On-Line Applications Research (OAR)
  Copyright (C) 2020 embedded brains GmbH (http://www.embedded-brains.de)
default: 111111111
default-by-family: []
default-by-variant:
- value: 111111111
  variants:
  - aarch64/xilinx_zynqmp_ilp32_qemu.*
- value: 111111111
  variants:
  - aarch64/xilinx_zynqmp_ilp32_zu3eg.*
- value: 111111111
  variants:
  - aarch64/xilinx_zynqmp_lp64_qemu.*
- value: 111111111
  variants:
  - aarch64/xilinx_zynqmp_lp64_zu3eg.*
description: |
  ZynqMP i2c1 clock frequency in Hz. This is the frequency after the signal
  has been processed using the values passed to the I2C1_REF_CTRL register.
enabled-by: true
format: '{}'
links: []
name: ZYNQMP_CLOCK_I2C1
type: build