summaryrefslogtreecommitdiffstats
path: root/spec/build/bsps/aarch64/xilinx-versal/optclkuart.yml
blob: 4ba449b8fdd4a8bd1e6a76bd849a032a30457830 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
SPDX-License-Identifier: CC-BY-SA-4.0 OR BSD-2-Clause
actions:
- get-integer: null
- define: null
build-type: option
copyrights:
- Copyright (C) 2021 Gedare Bloom <gedare@rtems.org> 
default: 24000000
default-by-variant:
- value: 100000000
  variants:
  - aarch64/xilinx_versal_ilp32.*
  - aarch64/xilinx_versal_lp64.*
description: |
  Versal UART clock frequency in Hz
enabled-by: true
format: '{}'
links: []
name: VERSAL_CLOCK_UART
type: build