blob: e6b90ece7238038081aff9ef0210082fac92429d (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
|
/**
* @file rtems/asm.h
*
* This include file attempts to address the problems
* caused by incompatible flavors of assemblers and
* toolsets. It primarily addresses variations in the
* use of leading underscores on symbols and the requirement
* that register names be preceded by a %.
*/
/*
* NOTE: The spacing in the use of these macros
* is critical to them working as advertised.
*
* COPYRIGHT:
*
* This file is based on similar code found in newlib available
* from ftp.cygnus.com. The file which was used had no copyright
* notice. This file is freely distributable as long as the source
* of the file is noted. This file is:
*
* COPYRIGHT (c) 1995.
* i-cubed ltd.
*
* COPYRIGHT (c) 1994.
* On-Line Applications Research Corporation (OAR).
*
* $Id:$
*/
#ifndef _RTEMS_ASM_H
#define _RTEMS_ASM_H
/*
* Indicate we are in an assembly file and get the basic CPU definitions.
*/
#ifndef ASM
#define ASM
#endif
#include <rtems/score/cpuopts.h>
#include <rtems/score/powerpc.h>
/*
* Recent versions of GNU cpp define variables which indicate the
* need for underscores and percents. If not using GNU cpp or
* the version does not support this, then you will obviously
* have to define these as appropriate.
*/
#ifndef __USER_LABEL_PREFIX__
#define __USER_LABEL_PREFIX__
#endif
#ifndef __REGISTER_PREFIX__
#define __REGISTER_PREFIX__
#endif
#ifndef __FLOAT_REGISTER_PREFIX__
#define __FLOAT_REGISTER_PREFIX__ __REGISTER_PREFIX__
#endif
#ifndef __PROC_LABEL_PREFIX__
#define __PROC_LABEL_PREFIX__ __USER_LABEL_PREFIX__
#endif
#include <rtems/concat.h>
/* Use the right prefix for global labels. */
#define SYM(x) CONCAT1 (__USER_LABEL_PREFIX__, x)
/* Use the right prefix for procedure labels. */
#define PROC(x) CONCAT1 (__PROC_LABEL_PREFIX__, x)
/* Use the right prefix for registers. */
#define REG(x) CONCAT1 (__REGISTER_PREFIX__, x)
/* Use the right prefix for floating point registers. */
#define FREG(x) CONCAT1 (__FLOAT_REGISTER_PREFIX__, x)
/*
* define macros for all of the registers on this CPU
*
* EXAMPLE: #define d0 REG (d0)
*/
#define r0 REG(0)
#define r1 REG(1)
#define r2 REG(2)
#define r3 REG(3)
#define r4 REG(4)
#define r5 REG(5)
#define r6 REG(6)
#define r7 REG(7)
#define r8 REG(8)
#define r9 REG(9)
#define r10 REG(10)
#define r11 REG(11)
#define r12 REG(12)
#define r13 REG(13)
#define r14 REG(14)
#define r15 REG(15)
#define r16 REG(16)
#define r17 REG(17)
#define r18 REG(18)
#define r19 REG(19)
#define r20 REG(20)
#define r21 REG(21)
#define r22 REG(22)
#define r23 REG(23)
#define r24 REG(24)
#define r25 REG(25)
#define r26 REG(26)
#define r27 REG(27)
#define r28 REG(28)
#define r29 REG(29)
#define r30 REG(30)
#define r31 REG(31)
#define f0 FREG(0)
#define f1 FREG(1)
#define f2 FREG(2)
#define f3 FREG(3)
#define f4 FREG(4)
#define f5 FREG(5)
#define f6 FREG(6)
#define f7 FREG(7)
#define f8 FREG(8)
#define f9 FREG(9)
#define f10 FREG(10)
#define f11 FREG(11)
#define f12 FREG(12)
#define f13 FREG(13)
#define f14 FREG(14)
#define f15 FREG(15)
#define f16 FREG(16)
#define f17 FREG(17)
#define f18 FREG(18)
#define f19 FREG(19)
#define f20 FREG(20)
#define f21 FREG(21)
#define f22 FREG(22)
#define f23 FREG(23)
#define f24 FREG(24)
#define f25 FREG(25)
#define f26 FREG(26)
#define f27 FREG(27)
#define f28 FREG(28)
#define f29 FREG(29)
#define f30 FREG(30)
#define f31 FREG(31)
/*
* Some special purpose registers (SPRs).
*/
#define srr0 0x01a
#define srr1 0x01b
#define srr2 0x3de /* IBM 400 series only */
#define srr3 0x3df /* IBM 400 series only */
#define csrr0 58 /* Book E */
#define csrr1 59 /* Book E */
#define mcsrr0 570 /* e500 */
#define mcsrr1 571 /* e500 */
#define dsrr0 574 /* e200 */
#define dsrr1 575 /* e200 */
#define sprg0 0x110
#define sprg1 0x111
#define sprg2 0x112
#define sprg3 0x113
#define sprg4 276
#define sprg5 277
#define sprg6 278
#define sprg7 279
#define usprg0 256
#define dar 0x013 /* Data Address Register */
#define dec 0x016 /* Decrementer Register */
#if defined(ppc403) || defined(ppc405)
/* the following SPR/DCR registers exist only in IBM 400 series */
#define dear 0x3d5
#define evpr 0x3d6 /* SPR: exception vector prefix register */
#define iccr 0x3fb /* SPR: instruction cache control reg. */
#define dccr 0x3fa /* SPR: data cache control reg. */
#if defined (ppc403)
#define exisr 0x040 /* DCR: external interrupt status register */
#define exier 0x042 /* DCR: external interrupt enable register */
#endif /* ppc403 */
#if defined(ppc405)
#define exisr 0x0C0 /* DCR: external interrupt status register */
#define exier 0x0C2 /* DCR: external interrupt enable register */
#endif /* ppc405 */
#define br0 0x080 /* DCR: memory bank register 0 */
#define br1 0x081 /* DCR: memory bank register 1 */
#define br2 0x082 /* DCR: memory bank register 2 */
#define br3 0x083 /* DCR: memory bank register 3 */
#define br4 0x084 /* DCR: memory bank register 4 */
#define br5 0x085 /* DCR: memory bank register 5 */
#define br6 0x086 /* DCR: memory bank register 6 */
#define br7 0x087 /* DCR: memory bank register 7 */
#elif defined(ppc440)
#define xer 0x001 /* SPR: Integer Exception Register */
#define lr 0x008 /* SPR: Link Register */
#define ctr 0x009 /* SPR: Count Register */
#define pid 0x030 /* SPR: Process ID */
#define decar 0x036 /* SPR: Decrementer Auto-Reload */
#define dear 0x03d /* SPR: Data Exception Address Register */
#define esr 0x03e /* SPR: Exception Syndrome Register */
#define ivpr 0x03f /* SPR: Interrupt Vector Prefix Register */
#define sprg4_w 0x104 /* SPR: Special Purpose Register General 4 (WO) */
#define sprg5_w 0x105 /* SPR: Special Purpose Register General 5 (WO) */
#define sprg6_w 0x107 /* SPR: Special Purpose Register General 6 (WO) */
#define sprg7_w 0x108 /* SPR: Special Purpose Register General 7 (WO) */
#define tbl 0x10c /* SPR: Time Base Lower */
#define tbu 0x10d /* SPR: Time Base Upper */
#define pir 0x11e /* SPR: Processor ID Register */
#define pvr 0x11f /* SPR: Processor Version Register */
#define dbsr 0x130 /* SPR: Debug Status Register */
#define dbcr0 0x134 /* SPR: Debug Control Register 0 */
#define dbcr1 0x135 /* SPR: Debug Control Register 1 */
#define dbcr2 0x136 /* SPR: Debug Control Register 2 */
#define iac1 0x138 /* SPR: Instruction Address Compare 1 */
#define iac2 0x139 /* SPR: Instruction Address Compare 2 */
#define iac3 0x13a /* SPR: Instruction Address Compare 3 */
#define iac4 0x13b /* SPR: Instruction Address Compare 4 */
#define dac1 0x13c /* SPR: Data Address Compare 1 */
#define dac2 0x13d /* SPR: Data Address Compare 2 */
#define dvc1 0x13e /* SPR: Data Value Compare 1 */
#define dvc2 0x13f /* SPR: Data Value Compare 2 */
#define tsr 0x150 /* SPR: Timer Status Register */
#define tcr 0x154 /* SPR: Timer Control Register */
#define ivor0 0x190 /* SPR: Interrupt Vector Offset Register 0 */
#define ivor1 0x191 /* SPR: Interrupt Vector Offset Register 1 */
#define ivor2 0x192 /* SPR: Interrupt Vector Offset Register 2 */
#define ivor3 0x193 /* SPR: Interrupt Vector Offset Register 3 */
#define ivor4 0x194 /* SPR: Interrupt Vector Offset Register 4 */
#define ivor5 0x195 /* SPR: Interrupt Vector Offset Register 5 */
#define ivor6 0x196 /* SPR: Interrupt Vector Offset Register 6 */
#define ivor7 0x197 /* SPR: Interrupt Vector Offset Register 7 */
#define ivor8 0x198 /* SPR: Interrupt Vector Offset Register 8 */
#define ivor9 0x199 /* SPR: Interrupt Vector Offset Register 9 */
#define ivor10 0x19a /* SPR: Interrupt Vector Offset Register 10 */
#define ivor11 0x19b /* SPR: Interrupt Vector Offset Register 11 */
#define ivor12 0x19c /* SPR: Interrupt Vector Offset Register 12 */
#define ivor13 0x19d /* SPR: Interrupt Vector Offset Register 13 */
#define ivor14 0x19e /* SPR: Interrupt Vector Offset Register 14 */
#define ivor15 0x19f /* SPR: Interrupt Vector Offset Register 15 */
#define mcsr 0x23c /* SPR: Machine Check Status Register */
#define inv0 0x370 /* SPR: Instruction Cache Normal Victim 0 */
#define inv1 0x371 /* SPR: Instruction Cache Normal Victim 1 */
#define inv2 0x372 /* SPR: Instruction Cache Normal Victim 2 */
#define inv3 0x373 /* SPR: Instruction Cache Normal Victim 3 */
#define itv0 0x374 /* SPR: Instruction Cache Transient Victim 0 */
#define itv1 0x375 /* SPR: Instruction Cache Transient Victim 1 */
#define itv2 0x376 /* SPR: Instruction Cache Transient Victim 2 */
#define itv3 0x377 /* SPR: Instruction Cache Transient Victim 3 */
#define ccr1 0x378 /* SPR: Core Configuration Register 1 */
#define dnv0 0x390 /* SPR: Data Cache Normal Victim 0 */
#define dnv1 0x391 /* SPR: Data Cache Normal Victim 1 */
#define dnv2 0x392 /* SPR: Data Cache Normal Victim 2 */
#define dnv3 0x393 /* SPR: Data Cache Normal Victim 3 */
#define dtv0 0x394 /* SPR: Data Cache Transient Victim 0 */
#define dtv1 0x395 /* SPR: Data Cache Transient Victim 1 */
#define dtv2 0x396 /* SPR: Data Cache Transient Victim 2 */
#define dtv3 0x397 /* SPR: Data Cache Transient Victim 3 */
#define dvlim 0x398 /* SPR: Data Cache Victim Limit */
#define ivlim 0x399 /* SPR: Instruction Cache Victim Limit */
#define rstcfg 0x39b /* SPR: Reset Configuration */
#define dcdbtrl 0x39c /* SPR: Data Cache Debug Tag Register Low */
#define dcdbtrh 0x39d /* SPR: Data Cache Debug Tag Register High */
#define icdbtrl 0x39e /* SPR: Instruction Cache Debug Tag Register Low */
#define icdbtrh 0x39f /* SPR: Instruction Cache Debug Tag Register High */
#define mmucr 0x3b2 /* SPR: Memory Management Unit Control Register */
#define ccr0 0x3b3 /* SPR: Core Configuration Register 0 */
#define icdbdr 0x3d3 /* SPR: Instruction Cache Debug Data Register */
#define dbdr 0x3f3 /* SPR: Debug Data Register */
/* end of IBM400 series register definitions */
#elif defined(mpc555)
/* The following registers are for the MPC5xx */
#define eie 0x050 /* External Interrupt Enable Register */
#define eid 0x051 /* External Interrupt Disable Register */
#define nri 0x052 /* Non-Recoverable Interrupt Register */
#elif defined(mpc860) || defined(mpc821)
/* The following registers are for the MPC8x0 */
#define der 0x095 /* Debug Enable Register */
#define ictrl 0x09E /* Instruction Support Control Register */
#define immr 0x27E /* Internal Memory Map Register */
/* end of MPC8x0 registers */
#endif
/*
* Following must be tailor for a particular flavor of the C compiler.
* They may need to put underscores in front of the symbols.
*/
#define PUBLIC_VAR(sym) .globl SYM (sym)
#define EXTERN_VAR(sym) .extern SYM (sym)
#define PUBLIC_PROC(sym) .globl PROC (sym)
#define EXTERN_PROC(sym) .extern PROC (sym)
/* Other potentially assembler specific operations */
#if PPC_ASM == PPC_ASM_ELF
#define ALIGN(n,p) .align p
#define DESCRIPTOR(x) \
.section .descriptors,"aw"; \
PUBLIC_VAR (x); \
SYM (x):; \
.long PROC (x); \
.long s.got; \
.long 0
#define EXT_SYM_REF(x) .long x
#define EXT_PROC_REF(x) .long x
/*
* Define macros to handle section beginning and ends.
*/
#define BEGIN_CODE_DCL .text
#define END_CODE_DCL
#define BEGIN_DATA_DCL .data
#define END_DATA_DCL
#define BEGIN_CODE .text
#define END_CODE
#define BEGIN_DATA .data
#define END_DATA
#define BEGIN_BSS .bss
#define END_BSS
#define END
#else
#error "PPC_ASM_TYPE is not properly defined"
#endif
#ifndef PPC_ASM
#error "PPC_ASM_TYPE is not properly defined"
#endif
#endif
|
