blob: c81aa1e8a86a9351bd5f71f4df9678a713f2dba9 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
|
/*
* Opencore OR1K CPU Dependent Source
*
* COPYRIGHT (c) 2014-2015 Hesham ALMatary <heshamelmatary@gmail.com>
* COPYRIGHT (c) 1989-1999.
* On-Line Applications Research Corporation (OAR).
*
* The license and distribution terms for this file may be
* found in the file LICENSE in this distribution or at
* http://www.rtems.com/license/LICENSE.
*
*/
#include <rtems/system.h>
#include <rtems/score/isr.h>
#include <rtems/score/wkspace.h>
#include <rtems/score/cpu.h>
/* bsp_start_vector_table_begin is the start address of the vector table
* containing addresses to ISR Handlers. It's defined at the BSP linkcmds
* and may differ from one BSP to another.
*/
extern char bsp_start_vector_table_begin[];
/**
* @brief Performs processor dependent initialization.
*/
void _CPU_Initialize(void)
{
/* Do nothing */
}
/**
* @brief Sets the hardware interrupt level by the level value.
*
* @param[in] level for or1k can only range over two values:
* 0 (enable interrupts) and 1 (disable interrupts). In future
* implementations if fast context switch is implemented, the level
* can range from 0 to 15. @see OpenRISC architecture manual.
*
*/
void _CPU_ISR_Set_level(uint32_t level)
{
uint32_t sr = 0;
level = (level > 0)? 1 : 0;
/* map level bit to or1k interrupt enable/disable bit in sr register */
level <<= CPU_OR1K_SPR_SR_SHAMT_IEE;
sr = _OR1K_mfspr(CPU_OR1K_SPR_SR);
if (level == 0){ /* Enable all interrupts */
sr |= CPU_OR1K_SPR_SR_IEE | CPU_OR1K_SPR_SR_TEE;
} else{
sr &= ~CPU_OR1K_SPR_SR_IEE;
}
_OR1K_mtspr(CPU_OR1K_SPR_SR, sr);
}
uint32_t _CPU_ISR_Get_level( void )
{
uint32_t sr = 0;
sr = _OR1K_mfspr(CPU_OR1K_SPR_SR);
return (sr & CPU_OR1K_SPR_SR_IEE)? 0 : 1;
}
void _CPU_ISR_install_raw_handler(
uint32_t vector,
proc_ptr new_handler,
proc_ptr *old_handler
)
{
}
void _CPU_ISR_install_vector(
uint32_t vector,
proc_ptr new_handler,
proc_ptr *old_handler
)
{
proc_ptr *table =
(proc_ptr *) bsp_start_vector_table_begin;
proc_ptr current_handler;
ISR_Level level;
_ISR_Disable( level );
current_handler = table [vector];
/* The current handler is now the old one */
if (old_handler != NULL) {
*old_handler = (proc_ptr) current_handler;
}
/* Write only if necessary to avoid writes to a maybe read-only memory */
if (current_handler != new_handler) {
table [vector] = new_handler;
}
_ISR_Enable( level );
}
void _CPU_Install_interrupt_stack( void )
{
}
void _CPU_Thread_Idle_body( void )
{
do {
_OR1K_CPU_Sleep();
} while (1);
}
|
