blob: 5ea1b60a5630b80fc546807fabf09ac61dd8fd07 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
|
/*
* Copyright (c) 2011 embedded brains GmbH. All rights reserved.
*
* embedded brains GmbH
* Obere Lagerstr. 30
* 82178 Puchheim
* Germany
* <rtems@embedded-brains.de>
*
* The license and distribution terms for this file may be
* found in the file LICENSE in this distribution or at
* http://www.rtems.org/license/LICENSE.
*/
#ifdef HAVE_CONFIG_H
#include "config.h"
#endif
#include <rtems/score/nios2-utility.h>
void _Nios2_MPU_Reset( const Nios2_MPU_Configuration *config )
{
uint32_t data_mpubase = (1U << config->data_region_size_log2)
| NIOS2_MPUBASE_D;
uint32_t inst_mpubase = 1U << config->instruction_region_size_log2;
uint32_t mpuacc = NIOS2_MPUACC_WR;
int data_count = config->data_region_count;
int inst_count = config->instruction_region_count;
int i = 0;
_Nios2_MPU_Disable();
for ( i = 0; i < data_count; ++i ) {
uint32_t index = ((uint32_t) i) << NIOS2_MPUBASE_INDEX_OFFSET;
_Nios2_Set_ctlreg_mpubase( data_mpubase | index );
_Nios2_Set_ctlreg_mpuacc( mpuacc );
}
for ( i = 0; i < inst_count; ++i ) {
uint32_t index = ((uint32_t) i) << NIOS2_MPUBASE_INDEX_OFFSET;
_Nios2_Set_ctlreg_mpubase( inst_mpubase | index );
_Nios2_Set_ctlreg_mpuacc( mpuacc );
}
}
|
