blob: 9eb8dec02d456bd256ac15b030912b36ae73a18b (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
|
/**
* @file
*
* @brief NIOS2 ISR Set Level
*/
/*
* Copyright (c) 2011 embedded brains GmbH
*
* Copyright (c) 2006 Kolja Waschk (rtemsdev/ixo.de)
*
* COPYRIGHT (c) 1989-2006
* On-Line Applications Research Corporation (OAR).
*
* The license and distribution terms for this file may be
* found in the file LICENSE in this distribution or at
* http://www.rtems.org/license/LICENSE.
*/
#ifdef HAVE_CONFIG_H
#include "config.h"
#endif
#include <rtems/score/cpu.h>
#include <rtems/score/interr.h>
#include <rtems/score/nios2-utility.h>
uint32_t _Nios2_ISR_Set_level( uint32_t new_level, uint32_t status )
{
switch ( _Nios2_ISR_Get_status_mask() ) {
case NIOS2_ISR_STATUS_MASK_IIC:
if ( new_level == 0 ) {
status |= NIOS2_STATUS_PIE;
} else {
status &= ~NIOS2_STATUS_PIE;
}
break;
case NIOS2_ISR_STATUS_MASK_EIC_IL:
status &= ~NIOS2_STATUS_IL_MASK;
status |= (new_level << NIOS2_STATUS_IL_OFFSET) & NIOS2_STATUS_IL_MASK;
break;
case NIOS2_ISR_STATUS_MASK_EIC_RSIE:
if ( new_level == 0 ) {
status |= NIOS2_STATUS_RSIE;
} else {
status &= ~NIOS2_STATUS_RSIE;
}
break;
default:
/* FIXME */
_Terminate( INTERNAL_ERROR_CORE, 0xdeadbeef );
break;
}
return status;
}
void _CPU_ISR_Set_level( uint32_t new_level )
{
uint32_t status = _Nios2_Get_ctlreg_status();
status = _Nios2_ISR_Set_level( new_level, status );
_Nios2_Set_ctlreg_status( status );
}
|
