blob: 3f869fcd600167bf3de50497b7c8c62bffae341a (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
|
/*
* STUB Cache Management Support Routines
*/
#include <rtems.h>
#include "cache_.h"
/*
* CACHE MANAGER: The following functions should be implemented
* properly for each CPU if it has a cache. These provide the basic
* implementation for the rtems_* cache management routines. If a given
* function has no meaning for the CPU, then just let your implementation
* do nothing.
*
* This is just a series of stubs.
*/
void _CPU_cache_freeze_data ( void ) {}
void _CPU_cache_unfreeze_data ( void ) {}
void _CPU_cache_freeze_instruction ( void ) {}
void _CPU_cache_unfreeze_instruction ( void ) {}
void _CPU_cache_flush_1_data_line (
const void * d_addr )
{
}
void _CPU_cache_invalidate_1_data_line (
const void * d_addr )
{
}
void _CPU_cache_flush_entire_data ( void )
{
}
void _CPU_cache_invalidate_entire_data ( void )
{
}
void _CPU_cache_enable_data ( void )
{
}
void _CPU_cache_disable_data ( void )
{
}
void _CPU_cache_invalidate_1_instruction_line (
const void * i_addr )
{
}
void _CPU_cache_invalidate_entire_instruction ( void )
{
}
void _CPU_cache_enable_instruction ( void )
{
}
void _CPU_cache_disable_instruction ( void )
{
}
/* end of file */
|
