summaryrefslogtreecommitdiffstats
path: root/c/src/lib/libcpu/powerpc/new-exceptions/cpu_asm.S
blob: 7f3c036cf6f8e65af9c176ea3db9a020422e8dac (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
/*  cpu_asm.s	1.1 - 95/12/04
 *
 *  This file contains the assembly code for the PowerPC implementation
 *  of RTEMS.
 *
 *  Author:	Andrew Bray <andy@i-cubed.co.uk>
 *
 *  COPYRIGHT (c) 1995 by i-cubed ltd.
 *
 *  To anyone who acknowledges that this file is provided "AS IS"
 *  without any express or implied warranty:
 *      permission to use, copy, modify, and distribute this file
 *      for any purpose is hereby granted without fee, provided that
 *      the above copyright notice and this notice appears in all
 *      copies, and that the name of i-cubed limited not be used in
 *      advertising or publicity pertaining to distribution of the
 *      software without specific, written prior permission.
 *      i-cubed limited makes no representations about the suitability
 *      of this software for any purpose.
 *
 *  Derived from c/src/exec/cpu/no_cpu/cpu_asm.c:
 *
 *  COPYRIGHT (c) 1989-1997.
 *  On-Line Applications Research Corporation (OAR).
 *
 *  Copyright (c) 2011, 2016 embedded brains GmbH
 *
 *  The license and distribution terms for this file may in
 *  the file LICENSE in this distribution or at
 *  http://www.rtems.org/license/LICENSE.
 */

#include <rtems/asm.h>
#include <rtems/powerpc/powerpc.h>
#include <rtems/score/percpu.h>
#include <libcpu/powerpc-utility.h>
#include <bspopts.h>

#ifdef BSP_USE_DATA_CACHE_BLOCK_TOUCH
  #define DATA_CACHE_TOUCH(rega, regb) \
	dcbt rega, regb
#else
  #define DATA_CACHE_TOUCH(rega, regb)
#endif

#if BSP_DATA_CACHE_ENABLED && PPC_DEFAULT_CACHE_LINE_SIZE == 32
  #define DATA_CACHE_ZERO_AND_TOUCH(reg, offset) \
	li reg, offset; dcbz reg, r3; DATA_CACHE_TOUCH(reg, r4)
#else
  #define DATA_CACHE_ZERO_AND_TOUCH(reg, offset)
#endif

#define PPC_CONTEXT_CACHE_LINE_0 (1 * PPC_DEFAULT_CACHE_LINE_SIZE)
#define PPC_CONTEXT_CACHE_LINE_1 (2 * PPC_DEFAULT_CACHE_LINE_SIZE)
#define PPC_CONTEXT_CACHE_LINE_2 (3 * PPC_DEFAULT_CACHE_LINE_SIZE)
#define PPC_CONTEXT_CACHE_LINE_3 (4 * PPC_DEFAULT_CACHE_LINE_SIZE)
#define PPC_CONTEXT_CACHE_LINE_4 (5 * PPC_DEFAULT_CACHE_LINE_SIZE)
#define PPC_CONTEXT_CACHE_LINE_5 (6 * PPC_DEFAULT_CACHE_LINE_SIZE)

	BEGIN_CODE

#if PPC_HAS_FPU == 1

/*
 * Offsets for Context_Control_fp
 */

#if (PPC_HAS_DOUBLE==1)
	.set	FP_SIZE,	8
#define	LDF	lfd
#define	STF	stfd
#else
	.set	FP_SIZE,	4
#define	LDF	lfs
#define	STF	stfs
#endif

	.set	FP_0, 0
	.set	FP_1, (FP_0 + FP_SIZE)
	.set	FP_2, (FP_1 + FP_SIZE)
	.set	FP_3, (FP_2 + FP_SIZE)
	.set	FP_4, (FP_3 + FP_SIZE)
	.set	FP_5, (FP_4 + FP_SIZE)
	.set	FP_6, (FP_5 + FP_SIZE)
	.set	FP_7, (FP_6 + FP_SIZE)
	.set	FP_8, (FP_7 + FP_SIZE)
	.set	FP_9, (FP_8 + FP_SIZE)
	.set	FP_10, (FP_9 + FP_SIZE)
	.set	FP_11, (FP_10 + FP_SIZE)
	.set	FP_12, (FP_11 + FP_SIZE)
	.set	FP_13, (FP_12 + FP_SIZE)
	.set	FP_14, (FP_13 + FP_SIZE)
	.set	FP_15, (FP_14 + FP_SIZE)
	.set	FP_16, (FP_15 + FP_SIZE)
	.set	FP_17, (FP_16 + FP_SIZE)
	.set	FP_18, (FP_17 + FP_SIZE)
	.set	FP_19, (FP_18 + FP_SIZE)
	.set	FP_20, (FP_19 + FP_SIZE)
	.set	FP_21, (FP_20 + FP_SIZE)
	.set	FP_22, (FP_21 + FP_SIZE)
	.set	FP_23, (FP_22 + FP_SIZE)
	.set	FP_24, (FP_23 + FP_SIZE)
	.set	FP_25, (FP_24 + FP_SIZE)
	.set	FP_26, (FP_25 + FP_SIZE)
	.set	FP_27, (FP_26 + FP_SIZE)
	.set	FP_28, (FP_27 + FP_SIZE)
	.set	FP_29, (FP_28 + FP_SIZE)
	.set	FP_30, (FP_29 + FP_SIZE)
	.set	FP_31, (FP_30 + FP_SIZE)
	.set	FP_FPSCR, (FP_31 + FP_SIZE)

/*
 *  _CPU_Context_save_fp_context
 *
 *  This routine is responsible for saving the FP context
 *  at *fp_context_ptr.  If the point to load the FP context
 *  from is changed then the pointer is modified by this routine.
 *
 *  Sometimes a macro implementation of this is in cpu.h which dereferences
 *  the ** and a similarly named routine in this file is passed something
 *  like a (Context_Control_fp *).  The general rule on making this decision
 *  is to avoid writing assembly language.
 */

	ALIGN (PPC_CACHE_ALIGNMENT, PPC_CACHE_ALIGN_POWER)
	PUBLIC_PROC (_CPU_Context_save_fp)
PROC (_CPU_Context_save_fp):
/* A FP context switch may occur in an ISR or exception handler when the FPU is not
 * available. Therefore, we must explicitely enable it here!
 */
	mfmsr	r4
	andi.	r5,r4,MSR_FP
	bne	1f
	ori	r5,r4,MSR_FP
	mtmsr	r5
	isync
1:
	lwz	r3, 0(r3)
	STF	f0, FP_0(r3)
	STF	f1, FP_1(r3)
	STF	f2, FP_2(r3)
	STF	f3, FP_3(r3)
	STF	f4, FP_4(r3)
	STF	f5, FP_5(r3)
	STF	f6, FP_6(r3)
	STF	f7, FP_7(r3)
	STF	f8, FP_8(r3)
	STF	f9, FP_9(r3)
	STF	f10, FP_10(r3)
	STF	f11, FP_11(r3)
	STF	f12, FP_12(r3)
	STF	f13, FP_13(r3)
	STF	f14, FP_14(r3)
	STF	f15, FP_15(r3)
	STF	f16, FP_16(r3)
	STF	f17, FP_17(r3)
	STF	f18, FP_18(r3)
	STF	f19, FP_19(r3)
	STF	f20, FP_20(r3)
	STF	f21, FP_21(r3)
	STF	f22, FP_22(r3)
	STF	f23, FP_23(r3)
	STF	f24, FP_24(r3)
	STF	f25, FP_25(r3)
	STF	f26, FP_26(r3)
	STF	f27, FP_27(r3)
	STF	f28, FP_28(r3)
	STF	f29, FP_29(r3)
	STF	f30, FP_30(r3)
	STF	f31, FP_31(r3)
	mffs	f2
	STF	f2, FP_FPSCR(r3)
	bne	1f
	mtmsr	r4
	isync
1:
	blr

/*
 *  _CPU_Context_restore_fp_context
 *
 *  This routine is responsible for restoring the FP context
 *  at *fp_context_ptr.  If the point to load the FP context
 *  from is changed then the pointer is modified by this routine.
 *
 *  Sometimes a macro implementation of this is in cpu.h which dereferences
 *  the ** and a similarly named routine in this file is passed something
 *  like a (Context_Control_fp *).  The general rule on making this decision
 *  is to avoid writing assembly language.
 */

	ALIGN (PPC_CACHE_ALIGNMENT, PPC_CACHE_ALIGN_POWER)
	PUBLIC_PROC (_CPU_Context_restore_fp)
PROC (_CPU_Context_restore_fp):
	lwz	r3, 0(r3)
/* A FP context switch may occur in an ISR or exception handler when the FPU is not
 * available. Therefore, we must explicitely enable it here!
 */
	mfmsr	r4
	andi.	r5,r4,MSR_FP
	bne	1f
	ori	r5,r4,MSR_FP
	mtmsr	r5
	isync
1:
	LDF	f2, FP_FPSCR(r3)
	mtfsf	255, f2
	LDF	f0, FP_0(r3)
	LDF	f1, FP_1(r3)
	LDF	f2, FP_2(r3)
	LDF	f3, FP_3(r3)
	LDF	f4, FP_4(r3)
	LDF	f5, FP_5(r3)
	LDF	f6, FP_6(r3)
	LDF	f7, FP_7(r3)
	LDF	f8, FP_8(r3)
	LDF	f9, FP_9(r3)
	LDF	f10, FP_10(r3)
	LDF	f11, FP_11(r3)
	LDF	f12, FP_12(r3)
	LDF	f13, FP_13(r3)
	LDF	f14, FP_14(r3)
	LDF	f15, FP_15(r3)
	LDF	f16, FP_16(r3)
	LDF	f17, FP_17(r3)
	LDF	f18, FP_18(r3)
	LDF	f19, FP_19(r3)
	LDF	f20, FP_20(r3)
	LDF	f21, FP_21(r3)
	LDF	f22, FP_22(r3)
	LDF	f23, FP_23(r3)
	LDF	f24, FP_24(r3)
	LDF	f25, FP_25(r3)
	LDF	f26, FP_26(r3)
	LDF	f27, FP_27(r3)
	LDF	f28, FP_28(r3)
	LDF	f29, FP_29(r3)
	LDF	f30, FP_30(r3)
	LDF	f31, FP_31(r3)
	bne	1f
	mtmsr	r4
	isync
1:
	blr
#endif /* PPC_HAS_FPU == 1 */

	ALIGN (PPC_CACHE_ALIGNMENT, PPC_CACHE_ALIGN_POWER)
	PUBLIC_PROC (_CPU_Context_switch)
PROC (_CPU_Context_switch):

#ifdef BSP_USE_SYNC_IN_CONTEXT_SWITCH
	sync
	isync
#endif

	/* Align to a cache line */
	clrrwi	r3, r3, PPC_DEFAULT_CACHE_LINE_POWER
	clrrwi	r5, r4, PPC_DEFAULT_CACHE_LINE_POWER

	DATA_CACHE_ZERO_AND_TOUCH(r10, PPC_CONTEXT_CACHE_LINE_0)

#if PPC_CONTEXT_CACHE_LINE_2 <= PPC_CONTEXT_VOLATILE_SIZE
	DATA_CACHE_ZERO_AND_TOUCH(r11, PPC_CONTEXT_CACHE_LINE_1)
#endif

	/* Save context to r3 */

	mfmsr	r6
	mflr	r7
	mfcr	r8

	/*
	 * We have to clear the reservation of the executing thread.  See also
	 * Book E section 6.1.6.2 "Atomic Update Primitives".  Recent GCC
	 * versions use atomic operations in the C++ library for example.  On
	 * SMP configurations the reservation is cleared later during the
	 * context switch.
	 */
#if PPC_CONTEXT_OFFSET_GPR1 != PPC_CONTEXT_CACHE_LINE_0 \
  || !BSP_DATA_CACHE_ENABLED \
  || PPC_DEFAULT_CACHE_LINE_SIZE != 32
	li	r10, PPC_CONTEXT_OFFSET_GPR1
#endif
#ifndef RTEMS_SMP
	stwcx.	r1, r3, r10
#endif

	stw	r1, PPC_CONTEXT_OFFSET_GPR1(r3)
	stw	r6, PPC_CONTEXT_OFFSET_MSR(r3)
	stw	r7, PPC_CONTEXT_OFFSET_LR(r3)
	stw	r8, PPC_CONTEXT_OFFSET_CR(r3)
	PPC_GPR_STORE	r14, PPC_CONTEXT_OFFSET_GPR14(r3)
	PPC_GPR_STORE	r15, PPC_CONTEXT_OFFSET_GPR15(r3)

#if PPC_CONTEXT_OFFSET_GPR20 == PPC_CONTEXT_CACHE_LINE_2
	DATA_CACHE_ZERO_AND_TOUCH(r10, PPC_CONTEXT_CACHE_LINE_2)
#endif

	PPC_GPR_STORE	r16, PPC_CONTEXT_OFFSET_GPR16(r3)
	PPC_GPR_STORE	r17, PPC_CONTEXT_OFFSET_GPR17(r3)

#if PPC_CONTEXT_OFFSET_GPR26 == PPC_CONTEXT_CACHE_LINE_2
	DATA_CACHE_ZERO_AND_TOUCH(r10, PPC_CONTEXT_CACHE_LINE_2)
#endif

	PPC_GPR_STORE	r18, PPC_CONTEXT_OFFSET_GPR18(r3)
	PPC_GPR_STORE	r19, PPC_CONTEXT_OFFSET_GPR19(r3)

#if PPC_CONTEXT_OFFSET_GPR24 == PPC_CONTEXT_CACHE_LINE_3
	DATA_CACHE_ZERO_AND_TOUCH(r10, PPC_CONTEXT_CACHE_LINE_3)
#endif

	PPC_GPR_STORE	r20, PPC_CONTEXT_OFFSET_GPR20(r3)
	PPC_GPR_STORE	r21, PPC_CONTEXT_OFFSET_GPR21(r3)
	PPC_GPR_STORE	r22, PPC_CONTEXT_OFFSET_GPR22(r3)
	PPC_GPR_STORE	r23, PPC_CONTEXT_OFFSET_GPR23(r3)

#if PPC_CONTEXT_OFFSET_GPR28 == PPC_CONTEXT_CACHE_LINE_4
	DATA_CACHE_ZERO_AND_TOUCH(r10, PPC_CONTEXT_CACHE_LINE_4)
#endif

	PPC_GPR_STORE	r24, PPC_CONTEXT_OFFSET_GPR24(r3)
	PPC_GPR_STORE	r25, PPC_CONTEXT_OFFSET_GPR25(r3)

#if PPC_CONTEXT_OFFSET_V22 == PPC_CONTEXT_CACHE_LINE_2
	DATA_CACHE_ZERO_AND_TOUCH(r10, PPC_CONTEXT_CACHE_LINE_2)
#endif

	PPC_GPR_STORE	r26, PPC_CONTEXT_OFFSET_GPR26(r3)
	PPC_GPR_STORE	r27, PPC_CONTEXT_OFFSET_GPR27(r3)

	PPC_GPR_STORE	r28, PPC_CONTEXT_OFFSET_GPR28(r3)
	PPC_GPR_STORE	r29, PPC_CONTEXT_OFFSET_GPR29(r3)
	PPC_GPR_STORE	r30, PPC_CONTEXT_OFFSET_GPR30(r3)
	PPC_GPR_STORE	r31, PPC_CONTEXT_OFFSET_GPR31(r3)

	stw	r2, PPC_CONTEXT_OFFSET_GPR2(r3)

#ifdef PPC_MULTILIB_ALTIVEC
	li	r9, PPC_CONTEXT_OFFSET_V20
	stvx	v20, r3, r9
	li	r9, PPC_CONTEXT_OFFSET_V21
	stvx	v21, r3, r9

#if PPC_CONTEXT_OFFSET_V26 == PPC_CONTEXT_CACHE_LINE_3
	DATA_CACHE_ZERO_AND_TOUCH(r10, PPC_CONTEXT_CACHE_LINE_3)
#endif

	li	r9, PPC_CONTEXT_OFFSET_V22
	stvx	v22, r3, r9
	li	r9, PPC_CONTEXT_OFFSET_V23
	stvx	v23, r3, r9
	li	r9, PPC_CONTEXT_OFFSET_V24
	stvx	v24, r3, r9
	li	r9, PPC_CONTEXT_OFFSET_V25
	stvx	v25, r3, r9

#if PPC_CONTEXT_OFFSET_V30 == PPC_CONTEXT_CACHE_LINE_4
	DATA_CACHE_ZERO_AND_TOUCH(r10, PPC_CONTEXT_CACHE_LINE_4)
#endif

	li	r9, PPC_CONTEXT_OFFSET_V26
	stvx	v26, r3, r9
	li	r9, PPC_CONTEXT_OFFSET_V27
	stvx	v27, r3, r9
	li	r9, PPC_CONTEXT_OFFSET_V28
	stvx	v28, r3, r9
	li	r9, PPC_CONTEXT_OFFSET_V29
	stvx	v29, r3, r9

#if PPC_CONTEXT_OFFSET_F17 == PPC_CONTEXT_CACHE_LINE_5
	DATA_CACHE_ZERO_AND_TOUCH(r10, PPC_CONTEXT_CACHE_LINE_5)
#endif

	li	r9, PPC_CONTEXT_OFFSET_V30
	stvx	v30, r3, r9
	li	r9, PPC_CONTEXT_OFFSET_V31
	stvx	v31, r3, r9
	mfvrsave	r9
	stw	r9, PPC_CONTEXT_OFFSET_VRSAVE(r3)
#endif

#ifdef PPC_MULTILIB_FPU
	stfd	f14, PPC_CONTEXT_OFFSET_F14(r3)
	stfd	f15, PPC_CONTEXT_OFFSET_F15(r3)
	stfd	f16, PPC_CONTEXT_OFFSET_F16(r3)
	stfd	f17, PPC_CONTEXT_OFFSET_F17(r3)
	stfd	f18, PPC_CONTEXT_OFFSET_F18(r3)
	stfd	f19, PPC_CONTEXT_OFFSET_F19(r3)
	stfd	f20, PPC_CONTEXT_OFFSET_F20(r3)
	stfd	f21, PPC_CONTEXT_OFFSET_F21(r3)
	stfd	f22, PPC_CONTEXT_OFFSET_F22(r3)
	stfd	f23, PPC_CONTEXT_OFFSET_F23(r3)
	stfd	f24, PPC_CONTEXT_OFFSET_F24(r3)
	stfd	f25, PPC_CONTEXT_OFFSET_F25(r3)
	stfd	f26, PPC_CONTEXT_OFFSET_F26(r3)
	stfd	f27, PPC_CONTEXT_OFFSET_F27(r3)
	stfd	f28, PPC_CONTEXT_OFFSET_F28(r3)
	stfd	f29, PPC_CONTEXT_OFFSET_F29(r3)
	stfd	f30, PPC_CONTEXT_OFFSET_F30(r3)
	stfd	f31, PPC_CONTEXT_OFFSET_F31(r3)
#endif

#ifdef RTEMS_SMP
	/* The executing context no longer executes on this processor */
	msync
	li	r6, 0
	stw	r6, PPC_CONTEXT_OFFSET_IS_EXECUTING(r3)

check_is_executing:

	/* Check the is executing indicator of the heir context */
	addi	r6, r5, PPC_CONTEXT_OFFSET_IS_EXECUTING
	lwarx	r7, r0, r6
	cmpwi	r7, 0
	bne	get_potential_new_heir

	/* Try to update the is executing indicator of the heir context */
	li	r7, 1
	stwcx.	r7, r0, r6
	bne	get_potential_new_heir
	isync
#endif

	/* Restore context from r5 */
restore_context:

#if defined(__ALTIVEC__) && !defined(PPC_MULTILIB_ALTIVEC)
	mr	r14, r5
	mr	r4, r5
	.extern	_CPU_Context_switch_altivec
	bl	_CPU_Context_switch_altivec
	mr	r5, r14
#endif

	lwz	r1, PPC_CONTEXT_OFFSET_GPR1(r5)
	lwz	r6, PPC_CONTEXT_OFFSET_MSR(r5)
	lwz	r7, PPC_CONTEXT_OFFSET_LR(r5)
	lwz	r8, PPC_CONTEXT_OFFSET_CR(r5)

	PPC_GPR_LOAD	r14, PPC_CONTEXT_OFFSET_GPR14(r5)
	PPC_GPR_LOAD	r15, PPC_CONTEXT_OFFSET_GPR15(r5)

	DATA_CACHE_TOUCH(r0, r1)

	PPC_GPR_LOAD	r16, PPC_CONTEXT_OFFSET_GPR16(r5)
	PPC_GPR_LOAD	r17, PPC_CONTEXT_OFFSET_GPR17(r5)
	PPC_GPR_LOAD	r18, PPC_CONTEXT_OFFSET_GPR18(r5)
	PPC_GPR_LOAD	r19, PPC_CONTEXT_OFFSET_GPR19(r5)

	PPC_GPR_LOAD	r20, PPC_CONTEXT_OFFSET_GPR20(r5)
	PPC_GPR_LOAD	r21, PPC_CONTEXT_OFFSET_GPR21(r5)
	PPC_GPR_LOAD	r22, PPC_CONTEXT_OFFSET_GPR22(r5)
	PPC_GPR_LOAD	r23, PPC_CONTEXT_OFFSET_GPR23(r5)

	PPC_GPR_LOAD	r24, PPC_CONTEXT_OFFSET_GPR24(r5)
	PPC_GPR_LOAD	r25, PPC_CONTEXT_OFFSET_GPR25(r5)
	PPC_GPR_LOAD	r26, PPC_CONTEXT_OFFSET_GPR26(r5)
	PPC_GPR_LOAD	r27, PPC_CONTEXT_OFFSET_GPR27(r5)

	PPC_GPR_LOAD	r28, PPC_CONTEXT_OFFSET_GPR28(r5)
	PPC_GPR_LOAD	r29, PPC_CONTEXT_OFFSET_GPR29(r5)
	PPC_GPR_LOAD	r30, PPC_CONTEXT_OFFSET_GPR30(r5)
	PPC_GPR_LOAD	r31, PPC_CONTEXT_OFFSET_GPR31(r5)

	lwz	r2, PPC_CONTEXT_OFFSET_GPR2(r5)

#ifdef PPC_MULTILIB_ALTIVEC
	li	r9, PPC_CONTEXT_OFFSET_V20
	lvx	v20, r5, r9
	li	r9, PPC_CONTEXT_OFFSET_V21
	lvx	v21, r5, r9
	li	r9, PPC_CONTEXT_OFFSET_V22
	lvx	v22, r5, r9
	li	r9, PPC_CONTEXT_OFFSET_V23
	lvx	v23, r5, r9
	li	r9, PPC_CONTEXT_OFFSET_V24
	lvx	v24, r5, r9
	li	r9, PPC_CONTEXT_OFFSET_V25
	lvx	v25, r5, r9
	li	r9, PPC_CONTEXT_OFFSET_V26
	lvx	v26, r5, r9
	li	r9, PPC_CONTEXT_OFFSET_V27
	lvx	v27, r5, r9
	li	r9, PPC_CONTEXT_OFFSET_V28
	lvx	v28, r5, r9
	li	r9, PPC_CONTEXT_OFFSET_V29
	lvx	v29, r5, r9
	li	r9, PPC_CONTEXT_OFFSET_V30
	lvx	v30, r5, r9
	li	r9, PPC_CONTEXT_OFFSET_V31
	lvx	v31, r5, r9
	lwz	r9, PPC_CONTEXT_OFFSET_VRSAVE(r5)
	mtvrsave	r9
#endif

#ifdef PPC_MULTILIB_FPU
	lfd	f14, PPC_CONTEXT_OFFSET_F14(r5)
	lfd	f15, PPC_CONTEXT_OFFSET_F15(r5)
	lfd	f16, PPC_CONTEXT_OFFSET_F16(r5)
	lfd	f17, PPC_CONTEXT_OFFSET_F17(r5)
	lfd	f18, PPC_CONTEXT_OFFSET_F18(r5)
	lfd	f19, PPC_CONTEXT_OFFSET_F19(r5)
	lfd	f20, PPC_CONTEXT_OFFSET_F20(r5)
	lfd	f21, PPC_CONTEXT_OFFSET_F21(r5)
	lfd	f22, PPC_CONTEXT_OFFSET_F22(r5)
	lfd	f23, PPC_CONTEXT_OFFSET_F23(r5)
	lfd	f24, PPC_CONTEXT_OFFSET_F24(r5)
	lfd	f25, PPC_CONTEXT_OFFSET_F25(r5)
	lfd	f26, PPC_CONTEXT_OFFSET_F26(r5)
	lfd	f27, PPC_CONTEXT_OFFSET_F27(r5)
	lfd	f28, PPC_CONTEXT_OFFSET_F28(r5)
	lfd	f29, PPC_CONTEXT_OFFSET_F29(r5)
	lfd	f30, PPC_CONTEXT_OFFSET_F30(r5)
	lfd	f31, PPC_CONTEXT_OFFSET_F31(r5)
#endif

	mtcr	r8
	mtlr	r7
	mtmsr	r6

#ifdef BSP_USE_SYNC_IN_CONTEXT_SWITCH
	isync
#endif

	blr

	PUBLIC_PROC (_CPU_Context_restore)
PROC (_CPU_Context_restore):
	/* Align to a cache line */
	clrrwi	r5, r3, PPC_DEFAULT_CACHE_LINE_POWER

#if defined(__ALTIVEC__) && !defined(PPC_MULTILIB_ALTIVEC)
	li	r3, 0
#endif

	b	restore_context

#ifdef RTEMS_SMP
get_potential_new_heir:

	GET_SELF_CPU_CONTROL	r6

	/* We may have a new heir */

	/* Read the executing and heir */
	lwz	r7, PER_CPU_OFFSET_EXECUTING(r6)
	lwz	r8, PER_CPU_OFFSET_HEIR(r6)

	/*
	 * Update the executing only if necessary to avoid cache line
	 * monopolization.
	 */
	cmpw	r7, r8
	beq	check_is_executing

	/* Calculate the heir context pointer */
	sub	r7, r4, r7
	add	r4, r8, r7
	clrrwi	r5, r4, PPC_DEFAULT_CACHE_LINE_POWER

	/* Update the executing */
	stw	r8, PER_CPU_OFFSET_EXECUTING(r6)

	b	check_is_executing
#endif