summaryrefslogtreecommitdiffstats
path: root/c/src/lib/libcpu/mips/tx39/vectorisrs/vectorisrs.c
blob: db31d751e518b5e1bde0950c44903342c9188aa1 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
/*
 *  $Id$
 */

#include <rtems.h>
#include <stdlib.h>
#include <libcpu/tx3904.h>

#define mips_get_cause( _cause ) \
  do { \
    asm volatile( "mfc0 %0, $13; nop" : "=g" (_cause) :  ); \
  } while (0)

#define CALL_ISR(_vector) \
  do { \
    if ( _ISR_Vector_table[_vector] ) \
      (_ISR_Vector_table[_vector])(_vector); \
    else \
      mips_default_exception(_vector); \
  } while (0)

void mips_default_exception( int vector )
{
  printk( "Unhandled exception %d\n", vector );
  rtems_fatal_error_occurred(1);
}

void mips_vector_isr_handlers( void )
{
  unsigned int sr;
  unsigned int cause;

  mips_get_sr( sr );
  mips_get_cause( cause );

  cause &= (sr & SR_IMASK);
  cause >>= CAUSE_IPSHIFT;

  if ( cause & 0x80 )       /* IP[5] ==> INT0 */
    CALL_ISR( TX3904_IRQ_INT0 );

  if ( cause & 0x40 ) {     /* (IP[4] == 1) ==> IP[0-3] are valid */
    unsigned int v = (cause >> 2) & 0x0f;
    CALL_ISR( v );
  }
   
  if ( cause & 0x02 )       /* SW[0] */
    CALL_ISR( TX3904_IRQ_SOFTWARE_1 );

  if ( cause & 0x01 )       /* IP[1] */
    CALL_ISR( TX3904_IRQ_SOFTWARE_2 );
}