blob: c3b186fbc5bb0d852fabf8c31756fc38c07c2a7c (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
|
/*
* GRSPW ROUTER APB-Register Driver.
*
* COPYRIGHT (c) 2010.
* Cobham Gaisler AB.
*
* The license and distribution terms for this file may be
* found in the file LICENSE in this distribution or at
* http://www.rtems.com/license/LICENSE.
*/
#ifndef __GRSPW_ROUTER_H__
#define __GRSPW_ROUTER_H__
/* Hardware Information */
struct router_hw_info {
unsigned char nports_spw;
unsigned char nports_amba;
unsigned char nports_fifo;
char timers_avail;
char pnp_avail;
unsigned char ver_major;
unsigned char ver_minor;
unsigned char ver_patch;
unsigned char iid;
};
#define ROUTER_FLG_CFG 0x01
#define ROUTER_FLG_IID 0x02
#define ROUTER_FLG_IDIV 0x04
#define ROUTER_FLG_TPRES 0x08
#define ROUTER_FLG_TRLD 0x10
#define ROUTER_FLG_ALL 0x1f /* All Above Flags */
struct router_config {
unsigned int flags; /* Determine what configuration should be updated */
/* Router Configuration Register */
unsigned int config;
/* Set Instance ID */
unsigned char iid;
/* SpaceWire Link Initialization Clock Divisor */
unsigned char idiv;
/* Timer Prescaler and Reload */
unsigned int timer_prescaler;
unsigned int timer_reload[32];
};
/* Logical routing table */
struct router_routes {
unsigned int route[224];
};
/* Port Setup, see register definitions for "Port setup register" */
struct router_ps {
unsigned int ps[31]; /* Port Setup for ports 1-31 */
unsigned int ps_logical[224]; /* Port setup for locgical addresses 32-255 */
};
/* Set/Get Port Control/Status */
#define ROUTER_PORTFLG_SET_CTRL 0x01
#define ROUTER_PORTFLG_GET_CTRL 0x02
#define ROUTER_PORTFLG_SET_STS 0x04
#define ROUTER_PORTFLG_GET_STS 0x08
struct router_port {
unsigned int flag;
int port;
unsigned int ctrl;
unsigned int sts;
};
/* Get Hardware support/information available */
#define GRSPWR_IOCTL_HWINFO 0x01 /* OUT: struct router_hw_info */
/* Router Configuration */
#define GRSPWR_IOCTL_CFG_SET 0x02 /* IN: struct router_config */
#define GRSPWR_IOCTL_CFG_GET 0x03 /* OUT: struct router_config */
/* Routes */
#define GRSPWR_IOCTL_ROUTES_SET 0x04 /* IN: struct router_routes */
#define GRSPWR_IOCTL_ROUTES_GET 0x05 /* OUT: struct router_routes */
/* Port Setup */
#define GRSPWR_IOCTL_PS_SET 0x06 /* IN: struct router_ps */
#define GRSPWR_IOCTL_PS_GET 0x07 /* OUT: struct router_ps */
/* Set configuration write enable */
#define GRSPWR_IOCTL_WE_SET 0x08 /* INT: int */
/* Set/Get Port Control/Status */
#define GRSPWR_IOCTL_PORT 0x09 /* IN/OUT: struct router_port */
/* Set Router Configuration/Status Register */
#define GRSPWR_IOCTL_CFGSTS_SET 0x0a /* IN: unsigned int */
/* Get Router Configuration/Status Register */
#define GRSPWR_IOCTL_CFGSTS_GET 0x0b /* OUT: unsigned int */
/* Get Current Time-Code Register */
#define GRSPWR_IOCTL_TC_GET 0x0c /* OUT: unsigned int */
#endif
|
