blob: 897741baec832d29877383010d7c2331de8e26b8 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
|
/*
* BSP startup
*
* This routine starts the application. It includes application,
* board, and monitor specific initialization and configuration.
* The generic CPU dependent initialization has been performed
* before this routine is invoked.
*
* Author:
* David Fiddes, D.J@fiddes.surfaid.org
* http://www.calm.hw.ac.uk/davidf/coldfire/
*
* COPYRIGHT (c) 1989-1998.
* On-Line Applications Research Corporation (OAR).
*
* The license and distribution terms for this file may be
* found in the file LICENSE in this distribution or at
* http://www.rtems.com/license/LICENSE.
*
* $Id$
*/
#include <bsp.h>
#include <rtems/rtems/cache.h>
/*
* bsp_start
*
* This routine does the bulk of the system initialisation.
*/
void bsp_start(void)
{
/* cfinit invalidates cache and sets acr registers */
/*
* Enable the cache, we only need to enable the instruction cache as the
* 532x has a unified data and instruction cache.
*/
rtems_cache_enable_instruction();
}
uint32_t bsp_get_CPU_clock_speed(void)
{
return 240000000;
}
uint32_t bsp_get_BUS_clock_speed(void)
{
return 80000000;
}
|
