summaryrefslogtreecommitdiffstats
path: root/c/src/lib/libbsp/m68k/mcf5235/startup/init5235.c
blob: 5066941be05a372e4f3718c89811bfb1ebeae9fb (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
/*
 *  This is where the real hardware setup is done. A minimal stack
 *  has been provided by the start.S code. No normal C or RTEMS
 *  functions can be called from here.
 *
 * This routine is pretty simple for the uC5235 because all the hard
 * work has been done by the bootstrap dBUG code.
 */

#include <rtems.h>
#include <bsp.h>

#define MM_SDRAM_BASE		(0x00000000)

/*
 * MCF5235_BSP_START_FROM_FLASH comes from the linker script
 * If it is set to 0 then it is assumed that the motorola debug monitor
 * is present and we do not need to re-initialize the SDRAM. Otherwise,
 * if it is set to 1 then we want to boot our own code from flash and we
 * do need to initialize the SDRAM.
 */

extern uint32_t MCF5235_BSP_START_FROM_FLASH;
extern void CopyDataClearBSSAndStart (void);
extern void INTERRUPT_VECTOR(void);

extern void CopyVectors(const uint32_t* old, uint32_t* new);

void Init5235 (void)
{
    int x;
    volatile int temp = 0;
    int *address_of_MCF5235_BSP_START_FROM_FLASH;

    /*Setup the GPIO Registers */
    MCF5235_GPIO_UART=0x3FFF;
    MCF5235_GPIO_PAR_AD=0xE1;

    /*Setup the Chip Selects so CS0 is flash */
    MCF5235_CS_CSAR0 =(0xFFE00000 & 0xffff0000)>>16;
    MCF5235_CS_CSMR0 = 0x001f0001;
    MCF5235_CS_CSCR0 = 0x1980;

    address_of_MCF5235_BSP_START_FROM_FLASH = (int *) & MCF5235_BSP_START_FROM_FLASH;
    if ( (int)address_of_MCF5235_BSP_START_FROM_FLASH == 1) {
        /*Setup the SDRAM  */
        for(x=0; x<20000; x++)
        {
	       temp +=1;
        }
        MCF5235_SDRAMC_DCR  = 0x042E;
        MCF5235_SDRAMC_DACR0 = 0x00001300;
        MCF5235_SDRAMC_DMR0 = (0x00FC0000) | (0x00000001);
        for(x=0; x<20000; x++)
        {
	        temp +=1;
        }
        /* set ip ( bit 3 ) in dacr */
        MCF5235_SDRAMC_DACR0 |= (0x00000008) ;
        /* init precharge */
        *((unsigned long *)MM_SDRAM_BASE) = 0xDEADBEEF;
        /* set RE in dacr */
        MCF5235_SDRAMC_DACR0 |= (0x00008000);
        /* wait */
        for(x=0; x<20000; x++)
        {
	        temp +=1;
        }
        /* issue IMRS */
        MCF5235_SDRAMC_DACR0 |= (0x00000040);
        *((short *)MM_SDRAM_BASE) = 0;
        for(x=0; x<60000; x++)
        {
	        temp +=1;
        }
        *((unsigned long*)MM_SDRAM_BASE)=0x12345678;
    } /* we have finished setting up the sdram */

    /* Copy the interrupt vector table to address 0x0 in SDRAM */
    CopyVectors((const uint32_t *)&INTERRUPT_VECTOR, (uint32_t*)0);

    m68k_set_vbr(0);

    /*
     * Copy data, clear BSS and call boot_card()
     */
    CopyDataClearBSSAndStart ();

}