summaryrefslogtreecommitdiffstats
path: root/c/src/lib/libbsp/m68k/mcf5206elite/startup/init5206e.c
blob: 64be2e5354e6ddea912e19f22c5a11aa63ebe634 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
/*
 *  MCF5206e hardware startup routines
 *
 *  This is where the real hardware setup is done. A minimal stack
 *  has been provided by the start.S code. No normal C or RTEMS
 *  functions can be called from here.
 *
 *  This initialization code based on hardware settings of dBUG
 *  monitor. This must be changed if you like to run it immediately
 *  after reset.
 *
 *  Copyright (C) 2000 OKTET Ltd., St.-Petersburg, Russia
 *  Author: Victor V. Vengerov <vvv@oktet.ru>
 *
 *  Based on work:
 *  Author:
 *    David Fiddes, D.J@fiddes.surfaid.org
 *    http://www.calm.hw.ac.uk/davidf/coldfire/
 *
 *  COPYRIGHT (c) 1989-1998.
 *  On-Line Applications Research Corporation (OAR).
 *
 *  The license and distribution terms for this file may be
 *  found in the file LICENSE in this distribution or at
 *
 *  http://www.rtems.com/license/LICENSE.
 *
 *  $Id$
 */

#include <rtems.h>
#include <bsp.h>
#include "mcf5206/mcf5206e.h"

#define m68k_set_cacr( _cacr ) \
  asm volatile ( "movec %0,%%cacr\n\t" \
                 "nop\n" \
                 : : "d" (_cacr) )

#define m68k_set_acr0( _acr0 ) \
  asm volatile (  "movec %0,%%acr0\n\t" \
                  "nop\n\t" \
                  : : "d" (_acr0) )

#define m68k_set_acr1( _acr1 ) \
  asm volatile (  "movec %0,%%acr1\n\t" \
                  "nop\n\t" \
                  : : "d" (_acr1) )

#define m68k_set_srambar( _rambar0 ) \
  asm volatile (  "movec %0,%%rambar0\n\t" \
                  "nop\n\t" \
                  : : "d" (_rambar0) )

#define m68k_set_mbar( _mbar ) \
  asm volatile (  "movec %0,%%mbar\n\t" \
                  "nop\n\t" \
                  : : "d" (_mbar) )

#define mcf5206e_enable_cache() \
  m68k_set_cacr( MCF5206E_CACR_CENB )


#define mcf5206e_disable_cache() \
  asm volatile (  "nop\n\t"    \
                  "movec %0,%%cacr\n\t" \
                  "nop\n\t" \
                  "movec %0,%%cacr\n\t" \
                  "nop\n\t" \
                  : : "d" (MCF5206E_CACR_CINV) )

/* Init5206e --
 *     Initialize MCF5206e on-chip modules
 *
 * PARAMETERS:
 *     none
 *
 * RETURNS:
 *     none
 */
void
Init5206e(void)
{
    extern void CopyDataClearBSSAndStart(unsigned long ramsize);

    /* Set Module Base Address register */
    m68k_set_mbar((MBAR & MCF5206E_MBAR_BA) | MCF5206E_MBAR_V);

    /* Set System Protection Control Register (SYPCR):
     * Bus Monitor Enable, Bus Monitor Timing = 1024 clocks,
     * Software watchdog disabled
     */
    *MCF5206E_SYPCR(MBAR) = MCF5206E_SYPCR_BME |
                            MCF5206E_SYPCR_BMT_1024;

    /* Set Pin Assignment Register (PAR):
     *     Output Timer 0 (not DREQ) on *TOUT[0] / *DREQ[1]
     *     Input Timer 0 (not DREQ) on *TIN[0] / *DREQ[0]
     *     IRQ, not IPL
     *     UART2 RTS signal (not \RSTO)
     *     PST/DDATA (not PPIO)
     *     *WE (not CS/A)
     */
    *MCF5206E_PAR(MBAR) = MCF5206E_PAR_PAR9_TOUT |
                          MCF5206E_PAR_PAR8_TIN0 |
                          MCF5206E_PAR_PAR7_UART2 |
                          MCF5206E_PAR_PAR6_IRQ |
                          MCF5206E_PAR_PAR5_PST |
                          MCF5206E_PAR_PAR4_DDATA |
                          MCF5206E_PAR_WE0_WE1_WE2_WE3;

    /* Set SIM Configuration Register (SIMR):
     * Disable software watchdog timer and bus timeout monitor when
     * internal freeze signal is asserted.
     */
    *MCF5206E_SIMR(MBAR) = MCF5206E_SIMR_FRZ0 | MCF5206E_SIMR_FRZ1;

    /* Set Interrupt Mask Register: Disable all interrupts */
    *MCF5206E_IMR(MBAR) = 0xFFFF;

    /* Assign Interrupt Control Registers as it is defined in bsp.h */
    *MCF5206E_ICR(MBAR,MCF5206E_INTR_EXT_IPL1) =
                            (BSP_INTLVL_AVEC1 << MCF5206E_ICR_IL_S) |
                            (BSP_INTPRIO_AVEC1 << MCF5206E_ICR_IP_S) |
                            MCF5206E_ICR_AVEC;
    *MCF5206E_ICR(MBAR,MCF5206E_INTR_EXT_IPL2) =
                            (BSP_INTLVL_AVEC2 << MCF5206E_ICR_IL_S) |
                            (BSP_INTPRIO_AVEC2 << MCF5206E_ICR_IP_S) |
                            MCF5206E_ICR_AVEC;
    *MCF5206E_ICR(MBAR,MCF5206E_INTR_EXT_IPL3) =
                            (BSP_INTLVL_AVEC3 << MCF5206E_ICR_IL_S) |
                            (BSP_INTPRIO_AVEC3 << MCF5206E_ICR_IP_S) |
                            MCF5206E_ICR_AVEC;
    *MCF5206E_ICR(MBAR,MCF5206E_INTR_EXT_IPL4) =
                            (BSP_INTLVL_AVEC4 << MCF5206E_ICR_IL_S) |
                            (BSP_INTPRIO_AVEC4 << MCF5206E_ICR_IP_S) |
                            MCF5206E_ICR_AVEC;
    *MCF5206E_ICR(MBAR,MCF5206E_INTR_EXT_IPL5) =
                            (BSP_INTLVL_AVEC5 << MCF5206E_ICR_IL_S) |
                            (BSP_INTPRIO_AVEC5 << MCF5206E_ICR_IP_S) |
                            MCF5206E_ICR_AVEC;
    *MCF5206E_ICR(MBAR,MCF5206E_INTR_EXT_IPL6) =
                            (BSP_INTLVL_AVEC6 << MCF5206E_ICR_IL_S) |
                            (BSP_INTPRIO_AVEC6 << MCF5206E_ICR_IP_S) |
                            MCF5206E_ICR_AVEC;
    *MCF5206E_ICR(MBAR,MCF5206E_INTR_EXT_IPL7) =
                            (BSP_INTLVL_AVEC7 << MCF5206E_ICR_IL_S) |
                            (BSP_INTPRIO_AVEC7 << MCF5206E_ICR_IP_S) |
                            MCF5206E_ICR_AVEC;
    *MCF5206E_ICR(MBAR,MCF5206E_INTR_TIMER_1) =
                            (BSP_INTLVL_TIMER1 << MCF5206E_ICR_IL_S) |
                            (BSP_INTPRIO_TIMER1 << MCF5206E_ICR_IP_S) |
                            MCF5206E_ICR_AVEC;
    *MCF5206E_ICR(MBAR,MCF5206E_INTR_TIMER_2) =
                            (BSP_INTLVL_TIMER2 << MCF5206E_ICR_IL_S) |
                            (BSP_INTPRIO_TIMER2 << MCF5206E_ICR_IP_S) |
                            MCF5206E_ICR_AVEC;
    *MCF5206E_ICR(MBAR,MCF5206E_INTR_MBUS) =
                            (BSP_INTLVL_MBUS << MCF5206E_ICR_IL_S) |
                            (BSP_INTPRIO_MBUS << MCF5206E_ICR_IP_S) |
                            MCF5206E_ICR_AVEC;
    *MCF5206E_ICR(MBAR,MCF5206E_INTR_UART_1) =
                            (BSP_INTLVL_UART1 << MCF5206E_ICR_IL_S) |
                            (BSP_INTPRIO_UART1 << MCF5206E_ICR_IP_S);
    *MCF5206E_ICR(MBAR,MCF5206E_INTR_UART_2) =
                            (BSP_INTLVL_UART2 << MCF5206E_ICR_IL_S) |
                            (BSP_INTPRIO_UART2 << MCF5206E_ICR_IP_S);
    *MCF5206E_ICR(MBAR,MCF5206E_INTR_DMA_0) =
                            (BSP_INTLVL_DMA0 << MCF5206E_ICR_IL_S) |
                            (BSP_INTPRIO_DMA0 << MCF5206E_ICR_IP_S) |
                            MCF5206E_ICR_AVEC;
    *MCF5206E_ICR(MBAR,MCF5206E_INTR_DMA_1) =
                            (BSP_INTLVL_DMA1 << MCF5206E_ICR_IL_S) |
                            (BSP_INTPRIO_DMA1 << MCF5206E_ICR_IP_S) |
                            MCF5206E_ICR_AVEC;

    /* Software Watchdog timer (not used now) */
    *MCF5206E_SWIVR(MBAR) = 0x0F; /* Uninitialized interrupt */
    *MCF5206E_SWSR(MBAR) = MCF5206E_SWSR_KEY1;
    *MCF5206E_SWSR(MBAR) = MCF5206E_SWSR_KEY2;

    /* Configuring Chip Selects */
    /* CS2: SRAM memory */
    *MCF5206E_CSAR(MBAR,2) = BSP_MEM_ADDR_ESRAM >> 16;
    *MCF5206E_CSMR(MBAR,2) = BSP_MEM_MASK_ESRAM;
    *MCF5206E_CSCR(MBAR,2) = MCF5206E_CSCR_WS1 |
                             MCF5206E_CSCR_PS_32 |
                             MCF5206E_CSCR_AA |
                             MCF5206E_CSCR_EMAA |
                             MCF5206E_CSCR_WR |
                             MCF5206E_CSCR_RD;

    /* CS3: GPIO on eLITE board */
    *MCF5206E_CSAR(MBAR,3) = BSP_MEM_ADDR_GPIO >> 16;
    *MCF5206E_CSMR(MBAR,3) = BSP_MEM_MASK_GPIO;
    *MCF5206E_CSCR(MBAR,3) = MCF5206E_CSCR_WS15 |
                             MCF5206E_CSCR_PS_16 |
                             MCF5206E_CSCR_AA |
                             MCF5206E_CSCR_EMAA |
                             MCF5206E_CSCR_WR |
                             MCF5206E_CSCR_RD;

    {
        extern void INTERRUPT_VECTOR();
        uint32_t         *inttab = (uint32_t*)&INTERRUPT_VECTOR;
        uint32_t         *intvec = (uint32_t*)BSP_MEM_ADDR_ESRAM;
        register int i;
        for (i = 0; i < 256; i++)
        {
            *(intvec++) = *(inttab++);
        }
    }
    m68k_set_vbr(BSP_MEM_ADDR_ESRAM);

    /* CS0: Flash EEPROM */
    *MCF5206E_CSAR(MBAR,0) = BSP_MEM_ADDR_FLASH >> 16;
    *MCF5206E_CSCR(MBAR,0) = MCF5206E_CSCR_WS3 |
                             MCF5206E_CSCR_AA |
                             MCF5206E_CSCR_PS_16 |
                             MCF5206E_CSCR_EMAA |
                             MCF5206E_CSCR_WR |
                             MCF5206E_CSCR_RD;
    *MCF5206E_CSMR(MBAR,0) = BSP_MEM_MASK_FLASH;

    /*
     * Invalidate the cache and disable it
     */
    mcf5206e_disable_cache();

    /*
     * Setup ACRs so that if cache turned on, periphal accesses
     * are not messed up.  (Non-cacheable, serialized)
     */
    m68k_set_acr0 ( 0
        | MCF5206E_ACR_BASE(BSP_MEM_ADDR_ESRAM)
        | MCF5206E_ACR_MASK(BSP_MEM_MASK_ESRAM)
        | MCF5206E_ACR_EN
        | MCF5206E_ACR_SM_ANY
    );
    m68k_set_acr1 ( 0
        | MCF5206E_ACR_BASE(BSP_MEM_ADDR_FLASH)
        | MCF5206E_ACR_MASK(BSP_MEM_MASK_FLASH)
        | MCF5206E_ACR_EN
        | MCF5206E_ACR_SM_ANY
    );

    mcf5206e_enable_cache();

  /*
   * Copy data, clear BSS, switch stacks and call boot_card()
   */
  CopyDataClearBSSAndStart (BSP_MEM_SIZE_ESRAM - 0x400);
}