blob: eb28ead0cc0eb1f864604fee75451a5ea6267071 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
|
/* ckinit.c
*
* Clock device driver for Lattice Mico32 (lm32).
*
* The license and distribution terms for this file may be
* found in the file LICENSE in this distribution or at
* http://www.rtems.com/license/LICENSE.
*
* $Id$
*
* COPYRIGHT (c) Yann Sionneau <yann.sionneau@telecom-sudparis.eu> (GSoC 2010)
* Telecom SudParis
*/
#include <bsp.h>
#include "../include/system_conf.h"
#include "clock.h"
#include "bspopts.h"
#if ON_SIMULATOR
#define CLOCK_DRIVER_USE_FAST_IDLE
#endif
static inline int clockread(unsigned int reg)
{
return *((int*)(reg));
}
static inline void clockwrite(unsigned int reg, int value)
{
*((int*)reg) = value;
}
/*
* The interrupt vector number associated with the clock tick device
* driver.
*/
#define TIMER0_IRQ (1)
#define CLOCK_VECTOR ( TIMER0_IRQ )
#define CLOCK_IRQMASK ( 1 << CLOCK_VECTOR )
#define Clock_driver_support_at_tick() \
do { \
lm32_interrupt_ack(CLOCK_IRQMASK); \
} while (0)
#define Clock_driver_support_install_isr(_new, _old ) \
do { \
_old = (rtems_isr_entry) set_vector( _new, CLOCK_VECTOR, 1 ); \
} while (0)
void Clock_driver_support_initialize_hardware(void)
{
clockwrite(MM_TIMER0_COMPARE, (CPU_FREQUENCY / (1000000 / rtems_configuration_get_microseconds_per_tick())));
clockwrite(MM_TIMER0_COUNTER, 0);
clockwrite(MM_TIMER0_CONTROL, TIMER_ENABLE | TIMER_AUTORESTART);
lm32_interrupt_unmask(CLOCK_IRQMASK);
}
void Clock_driver_support_shutdown_hardware(void)
{
lm32_interrupt_mask(CLOCK_IRQMASK);
clockwrite(MM_TIMER0_CONTROL, 0);
}
#include "../../../shared/clockdrv_shell.h"
|
