summaryrefslogtreecommitdiffstats
path: root/c/src/lib/libbsp/i960/rxgen960/startup/cntrltbl.h
blob: 416164a957a6483c64c5aaa1efb111ea888a0ea5 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
/*-------------------------------------*/
/* cntrltbl.h                          */
/* Last change : 11. 1.95              */
/*-------------------------------------*/
/*
 *  $Id$
 */

#ifndef _CNTRLTBL_H_
#define _CNTRLTBL_H_

  /* Control Table Entry.
   */
typedef unsigned int ControlTblEntry;
  /* Control Table itself.
   */
extern ControlTblEntry controlTbl[];
extern ControlTblEntry rom_controlTbl[];

  /* Interrupt Registers Initial.
   */
#define IPB0  		0
#define IPB1  		0
#define DAB0  		0
#define DAB1  		0

#define I_DISABLE	(0x1<<10)
#define I_ENABLE	0

#define MSK_UNCHNG	0
#define MSK_CLEAR  (0x1<<11)

#define VECTOR_CACHE   	(0x1<<13)



  /* BreakPoint Control Register Initial.
   */
#define BPCON		0
  /* Bus Controller Mode Comstants.
  */
#define CONF_TBL_VALID	0x1
#define PROTECT_RAM	0x2
#define PROTECT_RAM_SUP	0x4



#endif
/*-------------*/
/* End of file */
/*-------------*/