1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
|
/**
* @file
*
* @ingroup arm_gic
*
* @brief ARM GIC Support
*/
/*
* Copyright (c) 2013 embedded brains GmbH. All rights reserved.
*
* embedded brains GmbH
* Dornierstr. 4
* 82178 Puchheim
* Germany
* <info@embedded-brains.de>
*
* The license and distribution terms for this file may be
* found in the file LICENSE in this distribution or at
* http://www.rtems.org/license/LICENSE.
*/
#ifndef LIBBSP_ARM_SHARED_ARM_GIC_H
#define LIBBSP_ARM_SHARED_ARM_GIC_H
#include <bsp/arm-gic-regs.h>
#include <stdbool.h>
#ifdef __cplusplus
extern "C" {
#endif /* __cplusplus */
/**
* @defgroup arm_gic ARM GIC
*
* @ingroup arm_shared
*
* @brief ARM_GIC Support Package
*/
#define GIC_ID_TO_ONE_BIT_REG_INDEX(id) ((id) >> 5)
#define GIC_ID_TO_ONE_BIT_REG_BIT(id) (1U << ((id) & 0x1fU))
#define GIC_ID_TO_TWO_BITS_REG_INDEX(id) ((id) >> 4)
#define GIC_ID_TO_TWO_BITS_REG_OFFSET(id) (((id) & 0xfU) << 1)
static inline bool gic_id_is_enabled(volatile gic_dist *dist, uint32_t id)
{
uint32_t i = GIC_ID_TO_ONE_BIT_REG_INDEX(id);
uint32_t bit = GIC_ID_TO_ONE_BIT_REG_BIT(id);
return (dist->icdiser[i] & bit) != 0;
}
static inline void gic_id_enable(volatile gic_dist *dist, uint32_t id)
{
uint32_t i = GIC_ID_TO_ONE_BIT_REG_INDEX(id);
uint32_t bit = GIC_ID_TO_ONE_BIT_REG_BIT(id);
dist->icdiser[i] = bit;
}
static inline void gic_id_disable(volatile gic_dist *dist, uint32_t id)
{
uint32_t i = GIC_ID_TO_ONE_BIT_REG_INDEX(id);
uint32_t bit = GIC_ID_TO_ONE_BIT_REG_BIT(id);
dist->icdicer[i] = bit;
}
static inline bool gic_id_is_pending(volatile gic_dist *dist, uint32_t id)
{
uint32_t i = GIC_ID_TO_ONE_BIT_REG_INDEX(id);
uint32_t bit = GIC_ID_TO_ONE_BIT_REG_BIT(id);
return (dist->icdispr[i] & bit) != 0;
}
static inline void gic_id_set_pending(volatile gic_dist *dist, uint32_t id)
{
uint32_t i = GIC_ID_TO_ONE_BIT_REG_INDEX(id);
uint32_t bit = GIC_ID_TO_ONE_BIT_REG_BIT(id);
dist->icdispr[i] = bit;
}
static inline void gic_id_clear_pending(volatile gic_dist *dist, uint32_t id)
{
uint32_t i = GIC_ID_TO_ONE_BIT_REG_INDEX(id);
uint32_t bit = GIC_ID_TO_ONE_BIT_REG_BIT(id);
dist->icdicpr[i] = bit;
}
static inline bool gic_id_is_active(volatile gic_dist *dist, uint32_t id)
{
uint32_t i = GIC_ID_TO_ONE_BIT_REG_INDEX(id);
uint32_t bit = GIC_ID_TO_ONE_BIT_REG_BIT(id);
return (dist->icdabr[i] & bit) != 0;
}
static inline void gic_id_set_priority(
volatile gic_dist *dist,
uint32_t id,
uint8_t priority
)
{
dist->icdipr[id] = priority;
}
static inline uint8_t gic_id_get_priority(volatile gic_dist *dist, uint32_t id)
{
return dist->icdipr[id];
}
static inline void gic_id_set_targets(
volatile gic_dist *dist,
uint32_t id,
uint8_t targets
)
{
dist->icdiptr[id] = targets;
}
static inline uint8_t gic_id_get_targets(volatile gic_dist *dist, uint32_t id)
{
return dist->icdiptr[id];
}
typedef enum {
GIC_LEVEL_SENSITIVE,
GIC_EDGE_TRIGGERED
} gic_trigger_mode;
static inline gic_trigger_mode gic_id_get_trigger_mode(
volatile gic_dist *dist,
uint32_t id
)
{
uint32_t i = GIC_ID_TO_TWO_BITS_REG_INDEX(id);
uint32_t o = GIC_ID_TO_TWO_BITS_REG_OFFSET(id) + 1;
uint32_t bit = 1U << o;
return (dist->icdicfr[i] & bit) != 0 ?
GIC_EDGE_TRIGGERED : GIC_LEVEL_SENSITIVE;
}
static inline void gic_id_set_trigger_mode(
volatile gic_dist *dist,
uint32_t id,
gic_trigger_mode mode
)
{
uint32_t i = GIC_ID_TO_TWO_BITS_REG_INDEX(id);
uint32_t o = GIC_ID_TO_TWO_BITS_REG_OFFSET(id) + 1;
uint32_t bit = mode << o;
uint32_t mask = 1U << o;
uint32_t icdicfr = dist->icdicfr[i];
icdicfr &= ~mask;
icdicfr |= bit;
dist->icdicfr[i] = icdicfr;
}
typedef enum {
GIC_N_TO_N,
GIC_1_TO_N
} gic_handling_model;
static inline gic_handling_model gic_id_get_handling_model(
volatile gic_dist *dist,
uint32_t id
)
{
uint32_t i = GIC_ID_TO_TWO_BITS_REG_INDEX(id);
uint32_t o = GIC_ID_TO_TWO_BITS_REG_OFFSET(id);
uint32_t bit = 1U << o;
return (dist->icdicfr[i] & bit) != 0 ? GIC_1_TO_N : GIC_N_TO_N;
}
static inline void gic_id_set_handling_model(
volatile gic_dist *dist,
uint32_t id,
gic_handling_model model
)
{
uint32_t i = GIC_ID_TO_TWO_BITS_REG_INDEX(id);
uint32_t o = GIC_ID_TO_TWO_BITS_REG_OFFSET(id);
uint32_t bit = model << o;
uint32_t mask = 1U << o;
uint32_t icdicfr = dist->icdicfr[i];
icdicfr &= ~mask;
icdicfr |= bit;
dist->icdicfr[i] = icdicfr;
}
#ifdef __cplusplus
}
#endif /* __cplusplus */
#endif /* LIBBSP_ARM_SHARED_ARM_GIC_H */
|
