blob: f65000959e74f54dbcba50090f22726e463b86ec (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
|
/*
* Copyright (c) 2010-2013 embedded brains GmbH. All rights reserved.
*
* embedded brains GmbH
* Obere Lagerstr. 30
* 82178 Puchheim
* Germany
* <rtems@embedded-brains.de>
*
* The license and distribution terms for this file may be
* found in the file LICENSE in this distribution or at
* http://www.rtems.org/license/LICENSE.
*/
#include <rtems.h>
#include <libcpu/arm-cp15.h>
/*
* Translation table modification requires to propagate
* information to memory and other cores.
*
* Algorithm follows example found in the section
*
* B3.10.1 General TLB maintenance requirements
* TLB maintenance operations and the memory order model
*
* of ARM Architecture Reference Manual
* ARMv7-A and ARMv7-R edition
* ARM DDI 0406C.b (ID072512)
*/
static uint32_t set_translation_table_entries(
const void *begin,
const void *end,
uint32_t section_flags
)
{
uint32_t *ttb = arm_cp15_get_translation_table_base();
uint32_t istart = ARM_MMU_SECT_GET_INDEX(begin);
uint32_t iend = ARM_MMU_SECT_GET_INDEX(ARM_MMU_SECT_MVA_ALIGN_UP(end));
uint32_t index_mask = (1U << (32 - ARM_MMU_SECT_BASE_SHIFT)) - 1U;
uint32_t ctrl;
uint32_t section_flags_of_first_entry;
uint32_t i;
void *first_ttb_addr;
void *last_ttb_end;
ctrl = arm_cp15_get_control();
section_flags_of_first_entry = ttb [istart];
last_ttb_end = first_ttb_addr = ttb + istart;
for ( i = istart; i != iend; i = (i + 1U) & index_mask ) {
uint32_t addr = i << ARM_MMU_SECT_BASE_SHIFT;
ttb [i] = addr | section_flags;
last_ttb_end = ttb + i + 1;
}
if ( ctrl & (ARM_CP15_CTRL_C | ARM_CP15_CTRL_M ) ) {
rtems_cache_flush_multiple_data_lines(first_ttb_addr,
last_ttb_end - first_ttb_addr);
}
_ARM_Data_synchronization_barrier();
for ( i = istart; i != iend; i = (i + 1U) & index_mask ) {
void *mva = (void *) (i << ARM_MMU_SECT_BASE_SHIFT);
#if defined(__ARM_ARCH_7A__)
arm_cp15_tlb_invalidate_entry_all_asids(mva);
#else
arm_cp15_tlb_instruction_invalidate_entry(mva);
arm_cp15_tlb_data_invalidate_entry(mva);
#endif
}
_ARM_Data_synchronization_barrier();
_ARM_Instruction_synchronization_barrier();
return section_flags_of_first_entry;
}
uint32_t arm_cp15_set_translation_table_entries(
const void *begin,
const void *end,
uint32_t section_flags
)
{
rtems_interrupt_level level;
uint32_t section_flags_of_first_entry;
rtems_interrupt_disable(level);
section_flags_of_first_entry =
set_translation_table_entries(begin, end, section_flags);
rtems_interrupt_enable(level);
return section_flags_of_first_entry;
}
|
