summaryrefslogtreecommitdiffstats
path: root/c/src/lib/libbsp/arm/rtl22xx/times
blob: 18a7ce338c7850a0df7f88d24a54081d43bb109f (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
#
#  Timing Test Suite Results for the rtl22xx BSP
#
#  
#

Board:  rtl22xx
CPU: Philips LPC2210
Clock Speed: 60MHz
Memory Configuration: 512K SRAM(256K used to store the .text), 16 bit bus, no SDRAM, nor cache
Cache: Data and Instruction cache enabled
Wait States:

Times Reported in: microseconds
Timer Source: Timer 1, 15Mhz timer rate
# the test is run via a arm JTAG ICE

*** TIME TEST 1 ***
rtems_semaphore_create 381
rtems_semaphore_delete 380
rtems_semaphore_obtain: available 136
rtems_semaphore_obtain: not available -- NO_WAIT 136
rtems_semaphore_release: no waiting tasks 307