1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
|
/**
* @file
*
* @ingroup lpc24xx
*
* @brief BSP start EMC static memory configuration.
*/
/*
* Copyright (c) 2011 embedded brains GmbH. All rights reserved.
*
* embedded brains GmbH
* Obere Lagerstr. 30
* 82178 Puchheim
* Germany
* <rtems@embedded-brains.de>
*
* The license and distribution terms for this file may be
* found in the file LICENSE in this distribution or at
* http://www.rtems.com/license/LICENSE.
*/
#include <bsp/start-config.h>
#include <bsp/lpc24xx.h>
BSP_START_DATA_SECTION const lpc24xx_emc_static_chip_config
lpc24xx_start_config_emc_static_chip [] = {
#if defined(LPC24XX_EMC_M29W160E)
/*
* Static Memory 1: Numonyx M29W160EB
*
* 1 clock cycle = 1/72MHz = 13.9ns
*/
{
.chip_select = (volatile lpc_emc_static *) EMC_STA_BASE_1,
.config = {
/*
* 16 bit, page mode disabled, active LOW chip select, extended wait
* disabled, writes not protected, byte lane state LOW/LOW (!).
*/
.config = 0x81,
/* 1 clock cycles delay from the chip select 1 to the write enable */
.waitwen = 0,
/*
* 0 clock cycles delay from the chip select 1 or address change
* (whichever is later) to the output enable
*/
.waitoen = 0,
/* 7 clock cycles delay from the chip select 1 to the read access */
.waitrd = 0x6,
/*
* 32 clock cycles delay for asynchronous page mode sequential accesses
*/
.waitpage = 0x1f,
/* 5 clock cycles delay from the chip select 1 to the write access */
.waitwr = 0x3,
/* 16 bus turnaround cycles */
.waitrun = 0xf
}
}
#elif defined(LPC24XX_EMC_M29W320E70)
/* Static Memory 0: M29W320E70 */
{
.chip_select = (volatile lpc_emc_static *) EMC_STA_BASE_0,
.config = {
/*
* 16 bit, page mode disabled, active LOW chip select, extended wait
* disabled, writes not protected, byte lane state LOW/LOW.
*/
.config = 0x81,
/* 30ns (tWHWL) */
.waitwen = LPC24XX_PS_TO_EMCCLK(30000, 1),
/* 0ns */
.waitoen = LPC24XX_PS_TO_EMCCLK(0, 1),
/* 70ns (tAVQV, tELQV) */
.waitrd = LPC24XX_PS_TO_EMCCLK(70000, 1),
/* 70ns (tAVQV, tELQV) */
.waitpage = LPC24XX_PS_TO_EMCCLK(70000, 1),
/* 45ns (tWLWH) */
.waitwr = LPC24XX_PS_TO_EMCCLK(45000, 2),
/* 25ns (tEHQZ) */
.waitrun = LPC24XX_PS_TO_EMCCLK(25000, 1)
}
}
#elif defined(LPC24XX_EMC_SST39VF3201)
/* Static Memory 0: SST39VF3201 */
{
.chip_select = (volatile lpc_emc_static *) EMC_STA_BASE_0,
.config = {
/*
* 16 bit, page mode disabled, active LOW chip select, extended wait
* disabled, writes not protected, byte lane state LOW/LOW.
*/
.config = 0x81,
/* 0ns (tCS, tAS) */
.waitwen = LPC24XX_PS_TO_EMCCLK(0, 1),
/* 0ns (tOES) */
.waitoen = LPC24XX_PS_TO_EMCCLK(0, 1),
/* 70ns (tRC) */
.waitrd = LPC24XX_PS_TO_EMCCLK(70000, 1),
/* 70ns (tRC) */
.waitpage = LPC24XX_PS_TO_EMCCLK(70000, 1),
/* 20ns (tCHZ, TOHZ) */
.waitwr = LPC24XX_PS_TO_EMCCLK(20000, 2),
/* 20ns (tCHZ, TOHZ) */
.waitrun = LPC24XX_PS_TO_EMCCLK(20000, 1)
}
}
#endif
};
BSP_START_DATA_SECTION const size_t
lpc24xx_start_config_emc_static_chip_count =
sizeof(lpc24xx_start_config_emc_static_chip)
/ sizeof(lpc24xx_start_config_emc_static_chip [0]);
|
