blob: 893ea589e5c5384c58164e358d3ace14afdbfa21 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
|
/**
* @file
*
* @ingroup lpc24xx
*
* @brief Startup code.
*/
/*
* Copyright (c) 2008
* Embedded Brains GmbH
* Obere Lagerstr. 30
* D-82178 Puchheim
* Germany
* rtems@embedded-brains.de
*
* The license and distribution terms for this file may be found in the file
* LICENSE in this distribution or at http://www.rtems.com/license/LICENSE.
*/
#include <string.h>
#include <bsp.h>
#include <bsp/bootcard.h>
#include <bsp/dma.h>
#include <bsp/irq.h>
#include <bsp/linker-symbols.h>
#include <bsp/lpc24xx.h>
#include <bsp/start.h>
#include <bsp/system-clocks.h>
void bsp_start_hook_0( void)
{
/* Re-map interrupt vectors to internal RAM */
SET_MEMMAP_MAP( MEMMAP, 2);
}
void bsp_start_hook_1( void)
{
unsigned zero = 0;
unsigned *out = bsp_section_bss_start;
/* Clear BSS */
while (out < bsp_section_bss_end) {
*out = zero;
++out;
}
}
void bsp_start( void)
{
printk( "CPU Clock: %u\n", lpc24xx_cclk());
/* Exceptions */
rtems_exception_init_mngt();
/* Interrupts */
if (bsp_interrupt_initialize() != RTEMS_SUCCESSFUL) {
/* FIXME */
printk( "Cannot intitialize interrupt support\n");
while (1) {
/* Spin forever */
}
}
/* DMA */
lpc24xx_dma_initialize();
}
#define ULSR_THRE 0x00000020U
static void lpc24xx_BSP_output_char( char c)
{
while (IS_FLAG_CLEARED( U0LSR, ULSR_THRE)) {
/* Wait */
}
U0THR = c;
if (c == '\n') {
while (IS_FLAG_CLEARED( U0LSR, ULSR_THRE)) {
/* Wait */
}
U0THR = '\r';
}
}
BSP_output_char_function_type BSP_output_char = lpc24xx_BSP_output_char;
|
