blob: a345d1b477e8c0f1001d82b65ad8b3047c975023 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
|
/*
* Cirrus EP7312 Intererrupt handler
*
* Copyright (c) 2010 embedded brains GmbH.
*
* Copyright (c) 2002 by Jay Monkman <jtm@smoothsmoothie.com>
*
* Copyright (c) 2002 by Charlie Steader <charlies@poliac.com>
*
* The license and distribution terms for this file may be
* found in the file LICENSE in this distribution or at
* http://www.rtems.com/license/LICENSE.
*/
#include <bsp.h>
#include <bsp/irq.h>
#include <bsp/irq-generic.h>
#include <ep7312.h>
void edb7312_interrupt_dispatch(rtems_vector_number vector)
{
bsp_interrupt_handler_dispatch(vector);
}
rtems_status_code bsp_interrupt_vector_enable(rtems_vector_number vector)
{
if(vector >= BSP_EXTFIQ && vector <= BSP_SSEOTI)
{
/* interrupt managed by INTMR1 and INTSR1 */
*EP7312_INTMR1 |= (1 << vector);
}
else if(vector >= BSP_KBDINT && vector <= BSP_SS2TX)
{
/* interrupt managed by INTMR2 and INTSR2 */
*EP7312_INTMR2 |= (1 << (vector - 16));
}
else if(vector >= BSP_UTXINT2 && vector <= BSP_URXINT2)
{
/* interrupt managed by INTMR2 and INTSR2 */
*EP7312_INTMR2 |= (1 << (vector - 7));
}
else if(vector == BSP_DAIINT)
{
/* interrupt managed by INTMR3 and INTSR3 */
*EP7312_INTMR3 |= (1 << (vector - 21));
}
return RTEMS_SUCCESSFUL;
}
rtems_status_code bsp_interrupt_vector_disable(rtems_vector_number vector)
{
if(vector >= BSP_EXTFIQ && vector <= BSP_SSEOTI)
{
/* interrupt managed by INTMR1 and INTSR1 */
*EP7312_INTMR1 &= ~(1 << vector);
}
else if(vector >= BSP_KBDINT && vector <= BSP_SS2TX)
{
/* interrupt managed by INTMR2 and INTSR2 */
*EP7312_INTMR2 &= ~(1 << (vector - 16));
}
else if(vector >= BSP_UTXINT2 && vector <= BSP_URXINT2)
{
/* interrupt managed by INTMR2 and INTSR2 */
*EP7312_INTMR2 &= ~(1 << (vector - 7));
}
else if(vector == BSP_DAIINT)
{
/* interrupt managed by INTMR3 and INTSR3 */
*EP7312_INTMR3 &= ~(1 << (vector - 21));
}
return RTEMS_SUCCESSFUL;
}
rtems_status_code bsp_interrupt_facility_initialize(void)
{
uint32_t int_stat = 0;
/* mask all interrupts */
*EP7312_INTMR1 = 0x0;
*EP7312_INTMR2 = 0x0;
*EP7312_INTMR3 = 0x0;
/* clear all pending interrupt status' */
int_stat = *EP7312_INTSR1;
if(int_stat & EP7312_INTR1_EXTFIQ)
{
}
if(int_stat & EP7312_INTR1_BLINT)
{
*EP7312_BLEOI = 0xFFFFFFFF;
}
if(int_stat & EP7312_INTR1_WEINT)
{
*EP7312_TEOI = 0xFFFFFFFF;
}
if(int_stat & EP7312_INTR1_MCINT)
{
}
if(int_stat & EP7312_INTR1_CSINT)
{
*EP7312_COEOI = 0xFFFFFFFF;
}
if(int_stat & EP7312_INTR1_EINT1)
{
}
if(int_stat & EP7312_INTR1_EINT2)
{
}
if(int_stat & EP7312_INTR1_EINT3)
{
}
if(int_stat & EP7312_INTR1_TC1OI)
{
*EP7312_TC1EOI = 0xFFFFFFFF;
}
if(int_stat & EP7312_INTR1_TC2OI)
{
*EP7312_TC2EOI = 0xFFFFFFFF;
}
if(int_stat & EP7312_INTR1_RTCMI)
{
*EP7312_RTCEOI = 0xFFFFFFFF;
}
if(int_stat & EP7312_INTR1_TINT)
{
*EP7312_TEOI = 0xFFFFFFFF;
}
if(int_stat & EP7312_INTR1_URXINT1)
{
}
if(int_stat & EP7312_INTR1_UTXINT1)
{
}
if(int_stat & EP7312_INTR1_UMSINT)
{
*EP7312_UMSEOI = 0xFFFFFFFF;
}
if(int_stat & EP7312_INTR1_SSEOTI)
{
*EP7312_SYNCIO;
}
int_stat = *EP7312_INTSR1;
int_stat = *EP7312_INTSR2;
if(int_stat & EP7312_INTR2_KBDINT)
{
*EP7312_KBDEOI = 0xFFFFFFFF;
}
if(int_stat & EP7312_INTR2_SS2RX)
{
}
if(int_stat & EP7312_INTR2_SS2TX)
{
}
if(int_stat & EP7312_INTR2_URXINT2)
{
}
if(int_stat & EP7312_INTR2_UTXINT2)
{
}
int_stat = *EP7312_INTSR2;
int_stat = *EP7312_INTSR3;
if(int_stat & EP7312_INTR2_DAIINT)
{
}
int_stat = *EP7312_INTSR3;
_CPU_ISR_install_vector(ARM_EXCEPTION_IRQ, arm_exc_interrupt, NULL);
return RTEMS_SUCCESSFUL;
}
|
