blob: 48e0d7ac21e2a578c9140adaeedce88cc34f5590 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
|
/* void Shm_Cause_interrupt( node )
*
* This routine is the shared memory driver routine which
* generates interrupts to other CPUs.
*
* It uses the information placed in the node status control
* block by each node. For example, when used with the Motorola
* MVME136 board, the MPCSR is used.
*
* Input parameters:
* node - destination of this packet (0 = broadcast)
*
* Output parameters: NONE
*
* COPYRIGHT (c) 1989-1999.
* On-Line Applications Research Corporation (OAR).
*
* The license and distribution terms for this file may be
* found in the file LICENSE in this distribution or at
* http://www.rtems.org/license/LICENSE.
*/
#include <rtems.h>
#include "shm_driver.h"
void Shm_Cause_interrupt(
uint32_t node
)
{
Shm_Interrupt_information *intr;
uint8_t *u8;
uint16_t *u16;
uint32_t *u32;
uint32_t value;
intr = &Shm_Interrupt_table[node];
value = intr->value;
switch ( intr->length ) {
case NO_INTERRUPT:
break;
case BYTE:
u8 = (uint8_t*)intr->address;
*u8 = (uint8_t) value;
break;
case WORD:
u16 = (uint16_t*)intr->address;
*u16 = (uint16_t) value;
break;
case LONG:
u32 = (uint32_t*)intr->address;
*u32 = (uint32_t) value;
break;
}
}
|
