blob: 8833cdfba6f2a2bba5b036e4c839bc6645f5795c (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
|
/**
* @file
*
* @ingroup RTEMSBSPsRISCVGRLIBAMBA
*/
/*
* AMBA Plag & Play Bus Driver Macros
*
* Macros used for AMBA Plug & Play bus scanning
*
* COPYRIGHT (c) 2004.
* Gaisler Research
*
* The license and distribution terms for this file may be
* found in the file LICENSE in this distribution or at
* http://www.rtems.org/license/LICENSE.
*/
#ifndef __AMBA_H__
#define __AMBA_H__
/**
* @defgroup RTEMSBSPsRISCVGRLIBAMBA RISC-V AMBA Driver Handler
*
* @ingroup RTEMSBSPsRISCVGRLIB
*
* @ingroup RTEMSBSPsSharedGRLIB
*
* @brief AMBA Plag & Play Bus Driver Macros
*
* @{
*/
#ifndef GRLIB_IO_AREA
#define GRLIB_IO_AREA 0xfff00000
#endif
#define GRLIB_CONF_AREA 0xff000
#define GRLIB_AHB_SLAVE_CONF_AREA (1 << 11)
#define GRLIB_AHB_CONF_WORDS 8
#define GRLIB_APB_CONF_WORDS 2
#define GRLIB_AHB_MASTERS 64
#define GRLIB_AHB_SLAVES 64
#define GRLIB_APB_SLAVES 16
#if defined(RTEMS_MULTIPROCESSING)
#define GRLIB_CLOCK_INDEX \
(rtems_configuration_get_user_multiprocessing_table() ? GRLIB_Cpu_Index : 0)
#else
#define GRLIB_CLOCK_INDEX 0
#endif
#if defined(RTEMS_SMP)
#define GRLIB_COUNTER_GPTIMER_INDEX (GRLIB_CLOCK_INDEX + 1)
#else
#define GRLIB_COUNTER_GPTIMER_INDEX GRLIB_CLOCK_INDEX
#endif
#define GRLIB_GPTIMER_0_FREQUENCY_SET_BY_BOOT_LOADER 1000000
#define GRLIB_IRQMPSTATUS_CPUNR 28
#include <grlib/ambapp.h>
#include <grlib/grlib.h>
#ifdef __cplusplus
extern "C" {
#endif
/* The AMBA Plug&Play info of the bus that the cpu sits on */
extern struct ambapp_bus ambapp_plb;
extern uint32_t GRLIB_Cpu_Index;
extern const unsigned char GRLIB_mp_irq;
extern volatile struct irqmp_regs *GRLIB_IrqCtrl_Regs;
extern struct ambapp_dev *GRLIB_IrqCtrl_Adev;
extern int GRLIB_IrqCtrl_EIrq;
extern volatile struct gptimer_regs *GRLIB_Timer_Regs;
extern struct ambapp_dev *GRLIB_Timer_Adev;
void gptimer_initialize(void);
void irqmp_initialize(void);
static inline uint32_t grlib_up_counter_frequency(void)
{
/*
* For simplicity, assume that the interrupt controller uses the processor
* clock. This is at least true on the GR740.
*/
return ambapp_freq_get(&ambapp_plb, GRLIB_IrqCtrl_Adev);
}
extern rtems_interrupt_lock GRLIB_IrqCtrl_Lock;
static inline uint32_t grlib_get_cpu_count(
volatile struct irqmp_regs *irqmp
)
{
uint32_t mpstat = irqmp->mpstat;
return ((mpstat >> GRLIB_IRQMPSTATUS_CPUNR) & 0xf) + 1;
}
#define GRLIB_IRQCTRL_ACQUIRE( _lock_context ) \
rtems_interrupt_lock_acquire( &GRLIB_IrqCtrl_Lock, _lock_context )
#define GRLIB_IRQCTRL_RELEASE( _lock_context ) \
rtems_interrupt_lock_release( &GRLIB_IrqCtrl_Lock, _lock_context )
#define GRLIB_Cpu_Unmask_interrupt( _source, _cpu ) \
do { \
rtems_interrupt_lock_context _lock_context; \
GRLIB_IRQCTRL_ACQUIRE( &_lock_context ); \
GRLIB_IrqCtrl_Regs->mask[_cpu] |= (1U << (_source)); \
GRLIB_IRQCTRL_RELEASE( &_lock_context ); \
} while (0)
#define GRLIB_Cpu_Mask_interrupt( _source, _cpu ) \
do { \
rtems_interrupt_lock_context _lock_context; \
GRLIB_IRQCTRL_ACQUIRE( &_lock_context ); \
GRLIB_IrqCtrl_Regs->mask[_cpu] &= ~(1U << (_source)); \
GRLIB_IRQCTRL_RELEASE( &_lock_context ); \
} while (0)
#define GRLIB_Enable_interrupt_broadcast( _source ) \
do { \
rtems_interrupt_lock_context _lock_context; \
uint32_t _mask = 1U << ( _source ); \
GRLIB_IRQCTRL_ACQUIRE( &_lock_context ); \
GRLIB_IrqCtrl_Regs->bcast |= _mask; \
GRLIB_IRQCTRL_RELEASE( &_lock_context ); \
} while (0)
#define GRLIB_Disable_interrupt_broadcast( _source ) \
do { \
rtems_interrupt_lock_context _lock_context; \
uint32_t _mask = 1U << ( _source ); \
GRLIB_IRQCTRL_ACQUIRE( &_lock_context ); \
GRLIB_IrqCtrl_Regs->bcast &= ~_mask; \
GRLIB_IRQCTRL_RELEASE( &_lock_context ); \
} while (0)
#define BSP_Cpu_Is_interrupt_masked( _source, _cpu ) \
(!(GRLIB_IrqCtrl_Regs->mask[_cpu] & (1U << (_source))))
#ifdef __cplusplus
}
#endif
/** @} */
#endif /* __AMBA_H__ */
|
