summaryrefslogtreecommitdiffstats
path: root/bsps/powerpc/ss555/start/linkcmds
blob: f3a41dd3a97a3f1940595ea18c50b3171915e2ca (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
/*
 * Linker command file for Intec SS555 board
 *
 * When debugging, we assume that the internal flash ROM will be replaced by
 * the external RAM on the SS555 board.  All sections are stacked starting
 * at address zero.  Nothing is placed in the internal RAM, since it's not
 * contiguous with the external SRAM when the external RAM is placed at
 * zero.
 *
 * For final production, we assume that the .text section will be burned
 * into flash ROM starting at address zero.  The .data, .bss, heap, and
 * workspace will reside in RAM, starting at the beginning of the internal
 * RAM.  The system startup code will configure the external RAM to begin
 * where the internal RAM ends, so as to make one large RAM block.
 */

OUTPUT_FORMAT("elf32-powerpc", "elf32-powerpc", "elf32-powerpc")
OUTPUT_ARCH(powerpc) 
ENTRY(start)
EXTERN(_vectors)

int_ram_org	= 0x003F9800;		/* base of internal RAM */
int_ram_top	= 0x00400000;		/* top of internal RAM */
ext_ram_size	= 0x00080000;		/* size of external RAM */

RamBase = DEFINED(_RamBase) ? RamBase : 0x003F9800;
RamSize = DEFINED(_RamSize) ? RamSize : 0x00486800;
HeapSize = DEFINED(_HeapSize) ? HeapSize : 0x0;

SECTIONS
{
  .vectors 0x0:
  {
    /*
     * For the MPC555, we use the compressed vector table format which puts
     * all of the exception vectors before 0x100.
     */ 
    *(.vectors)
  }

  .text 0x100:
  {
    /* Read-only sections, merged into text segment: */
    
    text.start = .;

    /* Entry point is the .entry section */
    *(.entry)
    *(.entry2)

    /* Actual code */
    *(.text*)

    /* C++ constructors/destructors */
    *(.gnu.linkonce.t*)
	     
    /*  Initialization and finalization code.
     *
     *  Various files can provide initialization and finalization functions.
     *  The bodies of these functions are in .init and .fini sections. We
     *  accumulate the bodies here, and prepend function prologues from
     *  ecrti.o and function epilogues from ecrtn.o. ecrti.o must be linked
     *  first; ecrtn.o must be linked last. Because these are wildcards, it
     *  doesn't matter if the user does not actually link against ecrti.o and
     *  ecrtn.o; the linker won't look for a file to match a wildcard.  The
     *  wildcard also means that it doesn't matter which directory ecrti.o
     *  and ecrtn.o are in. 
     */
    PROVIDE (_init = .);
    *ecrti.o(.init)
    *(.init)
    *ecrtn.o(.init)
    
    PROVIDE (_fini = .);
    *ecrti.o(.fini)
    *(.fini)
    *ecrtn.o(.init)

    /* 
     *  C++ constructors and destructors for static objects.
     *  PowerPC EABI does not use crtstuff yet, so we build "old-style"
     *  constructor and destructor lists that begin with the list length
     *  end terminate with a NULL entry.
     */
    PROVIDE (__CTOR_LIST__ = .);	     
    /* LONG((__CTOR_END__ - __CTOR_LIST__) / 4 - 2) */
    *crtbegin.o(.ctors)
    *(.ctors)
    *crtend.o(.ctors)
    LONG(0)
    PROVIDE (__CTOR_END__ = .);
	
    PROVIDE (__DTOR_LIST__ = .);
    /* LONG((__DTOR_END__ - __DTOR_LIST__) / 4 - 2) */
    *crtbegin.o(.dtors)
    *(.dtors)
    *crtend.o(.dtors)
    LONG(0)
    PROVIDE (__DTOR_END__ = .);
	
    /*
     * Special FreeBSD sysctl sections.
     */
    . = ALIGN (16);
    __start_set_sysctl_set = .;
    *(set_sysctl_*);
    __stop_set_sysctl_set = ABSOLUTE(.);
    *(set_domain_*);
    *(set_pseudo_*);

    /* Exception frame info */
    *(.eh_frame)

    /* Miscellaneous read-only data */
    _rodata_start = . ;
    *(.gnu.linkonce.r*)
    *(.lit)
    *(.shdata)
    *(.rodata*)
    *(.rodata1)
    KEEP (*(SORT(.rtemsroset.*)))
    *(.descriptors)
    *(rom_ver)
    _erodata = .;

    /* Various possible names for the end of the .text section */
    etext = ALIGN(0x10);
    _etext = .;
    _endtext = .;
    text.end = .;
    PROVIDE (etext = .);
    PROVIDE (__etext = .);
  }
  text.size = text.end - text.start;

  .tdata : {
    _TLS_Data_begin = .;
    *(.tdata .tdata.* .gnu.linkonce.td.*)
    _TLS_Data_end = .;

    /* 
     * .data section contents, copied to RAM at system startup. 
     */
    . = ALIGN(0x20);
    data.contents.start = .;
  }
  .tbss : {
    _TLS_BSS_begin = .;
    *(.tbss .tbss.* .gnu.linkonce.tb.*) *(.tcommon)
    _TLS_BSS_end = .;
  }
  _TLS_Data_size = _TLS_Data_end - _TLS_Data_begin;
  _TLS_Data_begin = _TLS_Data_size != 0 ? _TLS_Data_begin : _TLS_BSS_begin;
  _TLS_Data_end = _TLS_Data_size != 0 ? _TLS_Data_end : _TLS_BSS_begin;
  _TLS_BSS_size = _TLS_BSS_end - _TLS_BSS_begin;
  _TLS_Size = _TLS_BSS_end - _TLS_Data_begin;
  _TLS_Alignment = MAX (ALIGNOF (.tdata), ALIGNOF (.tbss));

  /*
   * If debugging, stack the read/write sections directly after the text
   * section.  Otherwise, stack the read/write sections starting at base of
   * internal RAM.
   */
  . = DEFINED(RTEMS_DEBUG) ? . : int_ram_org;
 
  .data : AT (data.contents.start)
  {
    data.start = .;
    
    *(.data)
    *(.data.*)
    KEEP (*(SORT(.rtemsrwset.*)))
    *(.data1)
    
    PROVIDE (__SDATA_START__ = .);
    *(.sdata .sdata.* .gnu.linkonce.s.*)
    PROVIDE (__SDATA_END__ = .);
    
    PROVIDE (__EXCEPT_START__ = .);
    *(.gcc_except_table*)
    PROVIDE (__EXCEPT_END__ = .);
    
    PROVIDE(__GOT_START__ = .);
    *(.got.plt) 
    *(.got)
    PROVIDE(__GOT_END__ = .);
	
    *(.got1)
    
    PROVIDE (__GOT2_START__ = .);
    PROVIDE (_GOT2_START_ = .);
    *(.got2)
    PROVIDE (__GOT2_END__ = .);
    PROVIDE (_GOT2_END_ = .);
	
    PROVIDE (__FIXUP_START__ = .);
    PROVIDE (_FIXUP_START_ = .);
    *(.fixup)
    PROVIDE (_FIXUP_END_ = .);
    PROVIDE (__FIXUP_END__ = .);

    /*  We want the small data sections together, so single-instruction
     *   offsets can access them all.
     */
    PROVIDE (__SDATA2_START__ = .);
    *(.sdata2 .sdata2.* .gnu.linkonce.s2.*)
    *(.sbss2 .sbss2.* .gnu.linkonce.sb2.*)
    PROVIDE (__SDATA2_END__ = .);

    data.end = .;
  }
  data.size = data.end - data.start;

  bss.start = .;
  .sbss          :
  {
    PROVIDE (__sbss_start = .); PROVIDE (___sbss_start = .);
    *(.dynsbss)
    *(.sbss .sbss.* .gnu.linkonce.sb.*)
    *(.scommon)
    PROVIDE (__sbss_end = .); PROVIDE (___sbss_end = .);
  }
  .bss :
  {
    *(.dynbss)	
    *(.bss .bss* .gnu.linkonce.b*)
    *(COMMON)
    . = ALIGN(4);
  }
  bss.end = .;
  bss.size = bss.end - bss.start;

  PROVIDE(_end = bss.end);

  .rtemsstack (NOLOAD) : {
    *(SORT(.rtemsstack.*))
  }

  /*
   * Work Area
   *
   * The Work Area is configured at run-time to use all available memory.  It
   * begins just after the end of the Workspace and continues to the end of
   * the external RAM.
   */
  . = DEFINED(RTEMS_DEBUG) ? 0 + ext_ram_size : int_ram_top + ext_ram_size;
  WorkAreaBase = .;

 
  /* 
   * Internal I/O devices 
   */
  .usiu 0x002FC000:		/* unified system interface unit */
  {
    usiu = .;
  }

  .imb 0x00300000:		/* inter-module bus and devices */
  {
    imb = .;
  }

  .sram 0x00380000:		/* internal SRAM control registers */
  {
    sram = .;
  }

  /*
   * SS555 external devices managed by on-board CPLD
   */
  .cpld 0xFF000000:		/* SS555 external CPLD devices */
  {
    cpld = .;
  }


  /* Stabs debugging sections.  */
  .stab 0 : { *(.stab) }
  .stabstr 0 : { *(.stabstr) }
  .stab.excl 0 : { *(.stab.excl) }
  .stab.exclstr 0 : { *(.stab.exclstr) }
  .stab.index 0 : { *(.stab.index) }
  .stab.indexstr 0 : { *(.stab.indexstr) }
  .comment 0 : { *(.comment) }
  
  /* DWARF debug sections.
     Symbols in the DWARF debugging sections are relative to the beginning
     of the section so we begin them at 0.  */
  /* DWARF 1 */
  .debug          0 : { *(.debug) }
  .line           0 : { *(.line) }
  
  /* GNU DWARF 1 extensions */
  .debug_srcinfo  0 : { *(.debug_srcinfo) }
  .debug_sfnames  0 : { *(.debug_sfnames) }
  
  /* DWARF 1.1 and DWARF 2 */
  .debug_aranges  0 : { *(.debug_aranges) }
  .debug_pubnames 0 : { *(.debug_pubnames) }
  
  /* DWARF 2 */
  .debug_info     0 : { *(.debug_info) }
  .debug_abbrev   0 : { *(.debug_abbrev) }
  .debug_line     0 : { *(.debug_line) }
  .debug_frame    0 : { *(.debug_frame) }
  .debug_str      0 : { *(.debug_str) }
  .debug_loc      0 : { *(.debug_loc) }
  .debug_macinfo  0 : { *(.debug_macinfo) }
  
  /* SGI/MIPS DWARF 2 extensions */
  .debug_weaknames 0 : { *(.debug_weaknames) }
  .debug_funcnames 0 : { *(.debug_funcnames) }
  .debug_typenames 0 : { *(.debug_typenames) }
  .debug_varnames  0 : { *(.debug_varnames) }
  /* These must appear regardless of  .  */
}