blob: b6d981407524c961f996a2b52403b59b3e27acc3 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
|
/**
* @file
*
* @ingroup RTEMSBSPsPowerPCSS555
*
* @brief Global BSP definitions.
*/
/*
* This file includes definitions for the Intec SS555.
*/
/*
* SS555 port sponsored by Defence Research and Development Canada - Suffield
* Copyright (C) 2004, Real-Time Systems Inc. (querbach@realtime.bc.ca)
*
* Derived from c/src/lib/libbsp/powerpc/mbx8xx/include/bsp.h:
*
* COPYRIGHT (c) 1989-1998.
* On-Line Applications Research Corporation (OAR).
*
* The license and distribution terms for this file may be
* found in the file LICENSE in this distribution or at
* http://www.rtems.org/license/LICENSE.
*/
#ifndef LIBBSP_POWERPC_SS555_BSP_H
#define LIBBSP_POWERPC_SS555_BSP_H
/**
* @defgroup RTEMSBSPsPowerPCSS555 SS555
*
* @ingroup RTEMSBSPsPowerPC
*
* @brief SS555 Board Support Package.
*
* @{
*/
#include <bspopts.h>
#ifdef ASM
#define eie 0x050 /* External Interrupt Enable Register */
#define eid 0x051 /* External Interrupt Disable Register */
#define nri 0x052 /* Non-Recoverable Interrupt Register */
#else /* !ASM */
#include <bsp/default-initial-extension.h>
#include <rtems.h>
#include <mpc5xx.h>
#include <mpc5xx/console.h>
#include <libcpu/vectors.h>
#include <bsp/irq.h>
#ifdef __cplusplus
extern "C" {
#endif
/*
* Clock definitions
*/
#define BSP_CRYSTAL_HZ 4000000 /* crystal frequency, Hz */
#define BSP_CLOCK_HZ 40000000 /* CPU clock frequency, Hz */
/*
* I/O definitions
*
* The SS555 board includes a CPLD to control on-board features and
* off-board devices.
*/
typedef struct cpld_ {
uint8_t cs3a[32]; /* Chip select 3A */
uint8_t pad0[0x200000 - 0x000020];
uint8_t cs3b[32]; /* Chip select 3B */
uint8_t pad2[0x400000 - 0x200020];
uint8_t cs3c[32]; /* Chip select 3C */
uint8_t pad4[0x600000 - 0x400020];
uint8_t cs3d[32]; /* Chip select 3D */
uint8_t pad6[0x800000 - 0x600020];
uint8_t serial_ints; /* Enable/disable serial interrupts */
uint8_t serial_resets; /* Enable/disable serial resets */
uint8_t serial_ack; /* Acknowledge serial transfers */
uint8_t pad8[0xA00000 - 0x800003];
uint8_t iflash_writess; /* Enable/disable internal-flash writes */
uint8_t nflash_writess; /* Enable/disable NAND-flash writes */
uint8_t padA[0xC00000 - 0xA00002];
} cpld_t;
extern volatile cpld_t cpld; /* defined in linkcmds */
/* clock/p_clock.c */
extern int BSP_disconnect_clock_handler (void);
extern int BSP_connect_clock_handler (rtems_irq_hdl hdl);
/*
* Prototypes for methods called from .S to support dependency tracking.
*/
void _InitSS555(void);
#ifdef __cplusplus
}
#endif
#endif /* !ASM */
/** @} */
#endif
|
