summaryrefslogtreecommitdiffstats
path: root/bsps/powerpc/qoriq/start/mmu-config.c
blob: 8a047a83bdd1fabe409963f14bce3828443f2074 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
/**
 * @file
 *
 * @ingroup QorIQMMU
 *
 * @brief MMU implementation.
 */

/*
 * Copyright (c) 2011, 2018 embedded brains GmbH.  All rights reserved.
 *
 *  embedded brains GmbH
 *  Dornierstr. 4
 *  82178 Puchheim
 *  Germany
 *  <rtems@embedded-brains.de>
 *
 * The license and distribution terms for this file may be
 * found in the file LICENSE in this distribution or at
 * http://www.rtems.org/license/LICENSE.
 */

#include <bsp.h>
#include <bsp/bootcard.h>
#include <bsp/fdt.h>
#include <bsp/linker-symbols.h>
#include <bsp/mmu.h>
#include <bsp/qoriq.h>

#include <sys/param.h>

#include <libfdt.h>

#include <rtems/config.h>

#define TEXT __attribute__((section(".bsp_start_text")))
#define DATA __attribute__((section(".bsp_start_data")))

typedef struct {
	uintptr_t begin;
	uintptr_t size;
	uint32_t mas2;
	uint32_t mas3;
	uint32_t mas7;
} entry;

#define ENTRY_X(b, s) { \
	.begin = (uintptr_t) b, \
	.size = (uintptr_t) s, \
	.mas2 = 0, \
	.mas3 = FSL_EIS_MAS3_SX \
}

#define ENTRY_R(b, s) { \
	.begin = (uintptr_t) b, \
	.size = (uintptr_t) s, \
	.mas2 = 0, \
	.mas3 = FSL_EIS_MAS3_SR \
}

#ifdef RTEMS_SMP
  #define ENTRY_RW_MAS2 FSL_EIS_MAS2_M
#else
  #define ENTRY_RW_MAS2 0
#endif

#define ENTRY_RW(b, s) { \
	.begin = (uintptr_t) b, \
	.size = (uintptr_t) s, \
	.mas2 = ENTRY_RW_MAS2, \
	.mas3 = FSL_EIS_MAS3_SR | FSL_EIS_MAS3_SW \
}

#define ENTRY_IO(b, s) { \
	.begin = (uintptr_t) b, \
	.size = (uintptr_t) s, \
	.mas2 = FSL_EIS_MAS2_I | FSL_EIS_MAS2_G, \
	.mas3 = FSL_EIS_MAS3_SR | FSL_EIS_MAS3_SW \
}

#define ENTRY_DEV(b, s) { \
	.begin = (uintptr_t) b, \
	.size = (uintptr_t) s, \
	.mas2 = FSL_EIS_MAS2_I | FSL_EIS_MAS2_G, \
	.mas3 = FSL_EIS_MAS3_SR | FSL_EIS_MAS3_SW, \
	.mas7 = QORIQ_MMU_DEVICE_MAS7 \
}

/*
 * MMU entry for BMan and QMan software portals.
 *
 * The M bit must be set if stashing is used, see 3.3.8.6 DQRR Entry Stashing
 * and 3.3.8 Software Portals in T4240DPAARM.
 *
 * The G bit must be set, otherwise ECC errors in the QMan software portals
 * will occur.  No documentation reference for this is available.
 */
#define ENTRY_DEV_CACHED(b, s) { \
	.begin = (uintptr_t) b, \
	.size = (uintptr_t) s, \
	.mas2 = FSL_EIS_MAS2_M | FSL_EIS_MAS2_G, \
	.mas3 = FSL_EIS_MAS3_SR | FSL_EIS_MAS3_SW, \
	.mas7 = QORIQ_MMU_DEVICE_MAS7 \
}

#define WORKSPACE_ENTRY_INDEX 0

static entry DATA config[] = {
	/* Must be first entry, see WORKSPACE_ENTRY_INDEX */
	ENTRY_RW(bsp_section_work_begin, bsp_section_work_size),

	#if defined(RTEMS_MULTIPROCESSING) && \
	    defined(QORIQ_INTERCOM_AREA_BEGIN) && \
	    defined(QORIQ_INTERCOM_AREA_SIZE)
		{
			.begin = QORIQ_INTERCOM_AREA_BEGIN,
			.size = QORIQ_INTERCOM_AREA_SIZE,
			.mas2 = FSL_EIS_MAS2_M,
			.mas3 = FSL_EIS_MAS3_SR | FSL_EIS_MAS3_SW
		},
	#endif
	ENTRY_X(bsp_section_start_begin, bsp_section_start_size),
	ENTRY_R(bsp_section_fast_text_load_begin, bsp_section_fast_text_size),
	ENTRY_X(bsp_section_fast_text_begin, bsp_section_fast_text_size),
	ENTRY_X(bsp_section_text_begin, bsp_section_text_size),
	ENTRY_R(bsp_section_rodata_load_begin, bsp_section_rodata_size),
	ENTRY_R(bsp_section_rodata_begin, bsp_section_rodata_size),
	ENTRY_R(bsp_section_fast_data_load_begin, bsp_section_fast_data_size),
	ENTRY_RW(bsp_section_fast_data_begin, bsp_section_fast_data_size),
	ENTRY_R(bsp_section_data_load_begin, bsp_section_data_size),
	ENTRY_RW(bsp_section_data_begin, bsp_section_data_size),
	ENTRY_RW(bsp_section_sbss_begin, bsp_section_sbss_size),
	ENTRY_RW(bsp_section_bss_begin, bsp_section_bss_size),
	ENTRY_RW(bsp_section_rtemsstack_begin, bsp_section_rtemsstack_size),
	ENTRY_RW(bsp_section_stack_begin, bsp_section_stack_size),
	ENTRY_IO(bsp_section_nocache_begin, bsp_section_nocache_size),
	ENTRY_IO(bsp_section_nocachenoload_begin, bsp_section_nocachenoload_size),
#ifndef QORIQ_IS_HYPERVISOR_GUEST
#if QORIQ_CHIP_IS_T_VARIANT(QORIQ_CHIP_VARIANT)
	/* BMan Portals */
	ENTRY_DEV_CACHED(&qoriq_bman_portal[0][0], sizeof(qoriq_bman_portal[0])),
	ENTRY_DEV(&qoriq_bman_portal[1][0], sizeof(qoriq_bman_portal[1])),
	/* QMan Portals */
	ENTRY_DEV_CACHED(&qoriq_qman_portal[0][0], sizeof(qoriq_qman_portal[0])),
	ENTRY_DEV(&qoriq_qman_portal[1][0], sizeof(qoriq_qman_portal[1])),
#endif
	ENTRY_DEV(&qoriq, sizeof(qoriq))
#endif
};

static DATA char memory_path[] = "/memory";

#ifdef QORIQ_IS_HYPERVISOR_GUEST
static void TEXT add_dpaa_bqman_portals(
	qoriq_mmu_context *context,
	const void *fdt,
	const char *compatible
)
{
	int node;

	node = -1;

	while (true) {
		const void *val;
		int len;
		uintptr_t paddr;
		uintptr_t size;

		node = fdt_node_offset_by_compatible(fdt, node, compatible);
		if (node < 0) {
			break;
		}

		val = fdt_getprop(fdt, node, "reg", &len);
		if (len != 32) {
			continue;
		}

		paddr = (uintptr_t) fdt64_to_cpu(((fdt64_t *) val)[0]);
		size = (uintptr_t) fdt64_to_cpu(((fdt64_t *) val)[1]);

		qoriq_mmu_add(
			context,
			paddr,
			paddr + size - 1,
			0,
			FSL_EIS_MAS2_M | FSL_EIS_MAS2_G,
			FSL_EIS_MAS3_SR | FSL_EIS_MAS3_SW,
			QORIQ_MMU_DEVICE_MAS7
		);

		paddr = (uintptr_t) fdt64_to_cpu(((fdt64_t *) val)[2]);
		size = (uintptr_t) fdt64_to_cpu(((fdt64_t *) val)[3]);

		qoriq_mmu_add(
			context,
			paddr,
			paddr + size - 1,
			0,
			FSL_EIS_MAS2_I | FSL_EIS_MAS2_G,
			FSL_EIS_MAS3_SR | FSL_EIS_MAS3_SW,
			QORIQ_MMU_DEVICE_MAS7
		);
	}
}

static void TEXT add_dpaa_bpool(qoriq_mmu_context *context, const void *fdt)
{
	int node;

	node = -1;

	while (true) {
		const void *val;
		int len;
		uintptr_t config_count;
		uintptr_t size;
		uintptr_t paddr;

		node = fdt_node_offset_by_compatible(fdt, node, "fsl,bpool");
		if (node < 0) {
			break;
		}

		val = fdt_getprop(fdt, node, "fsl,bpool-ethernet-cfg", &len);
		if (len != 24) {
			continue;
		}

		config_count = (uintptr_t) fdt64_to_cpu(((fdt64_t *) val)[0]);
		size = (uintptr_t) fdt64_to_cpu(((fdt64_t *) val)[1]);
		paddr = (uintptr_t) fdt64_to_cpu(((fdt64_t *) val)[2]);

		qoriq_mmu_add(
			context,
			paddr,
			paddr + config_count * size - 1,
			0,
			FSL_EIS_MAS2_M,
			FSL_EIS_MAS3_SR | FSL_EIS_MAS3_SW,
			0
		);
	}
}
#endif

static void TEXT config_fdt_adjust(const void *fdt)
{
	int node;

	node = fdt_path_offset_namelen(
		fdt,
		memory_path,
		(int) sizeof(memory_path) - 1
	);

	if (node >= 0) {
		int len;
		const void *val;
		uint64_t mem_begin;
		uint64_t mem_size;

		val = fdt_getprop(fdt, node, "reg", &len);
		if (len == 8) {
			mem_begin = fdt32_to_cpu(((fdt32_t *) val)[0]);
			mem_size = fdt32_to_cpu(((fdt32_t *) val)[1]);
		} else if (len == 16) {
			mem_begin = fdt64_to_cpu(((fdt64_t *) val)[0]);
			mem_size = fdt64_to_cpu(((fdt64_t *) val)[1]);
		} else {
			mem_begin = 0;
			mem_size = 0;
		}

#ifndef __powerpc64__
		mem_size = MIN(mem_size, 0x80000000U);
#endif

		if (
			mem_begin == 0
				&& mem_size > (uintptr_t) bsp_section_work_end
				&& (uintptr_t) bsp_section_nocache_end
					< (uintptr_t) bsp_section_work_end
		) {
			/* Assign new value to allow a bsp_restart() */
			config[WORKSPACE_ENTRY_INDEX].size = (uintptr_t) mem_size
				- (uintptr_t) bsp_section_work_begin;
		}
	}
}

void TEXT qoriq_mmu_config(bool boot_processor, int first_tlb, int scratch_tlb)
{
	qoriq_mmu_context context;
	const void *fdt;
	int max_count;
	int i;

	for (i = 0; i < QORIQ_TLB1_ENTRY_COUNT; ++i) {
		if (i != scratch_tlb) {
			qoriq_tlb1_invalidate(i);
		}
	}

	fdt = bsp_fdt_get();
	qoriq_mmu_context_init(&context);

#ifdef QORIQ_IS_HYPERVISOR_GUEST
	add_dpaa_bqman_portals(&context, fdt, "fsl,bman-portal");
	add_dpaa_bqman_portals(&context, fdt, "fsl,qman-portal");
	add_dpaa_bpool(&context, fdt);
	max_count = QORIQ_TLB1_ENTRY_COUNT - 1;
#else
	max_count = (3 * QORIQ_TLB1_ENTRY_COUNT) / 4;
#endif

	if (boot_processor) {
		config_fdt_adjust(fdt);
	}

	for (i = 0; i < (int) (sizeof(config) / sizeof(config [0])); ++i) {
		const entry *cur = &config [i];
		if (cur->size > 0) {
			qoriq_mmu_add(
				&context,
				cur->begin,
				cur->begin + cur->size - 1,
				0,
				cur->mas2,
				cur->mas3,
				cur->mas7
			);
		}
	}

	qoriq_mmu_partition(&context, max_count);
	qoriq_mmu_write_to_tlb1(&context, first_tlb);
}

void TEXT bsp_work_area_initialize(void)
{
	const entry *we = &config[WORKSPACE_ENTRY_INDEX];
	uintptr_t begin = we->begin;
	uintptr_t end = begin + we->size;

	bsp_work_area_initialize_default((void *) begin, end - begin);
}