1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
|
/*
* M68K Cache Manager Support
*/
#if (defined(__mc68020__) && !defined(__mcpu32__))
# define M68K_INSTRUCTION_CACHE_ALIGNMENT 16
#elif defined(__mc68030__)
# define M68K_INSTRUCTION_CACHE_ALIGNMENT 16
# define M68K_DATA_CACHE_ALIGNMENT 16
#elif ( defined(__mc68040__) || defined (__mc68060__) )
# define M68K_INSTRUCTION_CACHE_ALIGNMENT 16
# define M68K_DATA_CACHE_ALIGNMENT 16
#elif ( defined(__mcf5200__) )
# define M68K_INSTRUCTION_CACHE_ALIGNMENT 16
# if ( defined(__mcf528x__) )
# define M68K_DATA_CACHE_ALIGNMENT 16
# endif
#elif ( defined(__mcf5300__) )
# define M68K_INSTRUCTION_CACHE_ALIGNMENT 16
# define M68K_DATA_CACHE_ALIGNMENT 16
#elif defined(__mcfv4e__)
# define M68K_INSTRUCTION_CACHE_ALIGNMENT 16
# define M68K_DATA_CACHE_ALIGNMENT 16
#endif
#if defined(M68K_DATA_CACHE_ALIGNMENT)
#define CPU_DATA_CACHE_ALIGNMENT M68K_DATA_CACHE_ALIGNMENT
#endif
#if defined(M68K_INSTRUCTION_CACHE_ALIGNMENT)
#define CPU_INSTRUCTION_CACHE_ALIGNMENT M68K_INSTRUCTION_CACHE_ALIGNMENT
#endif
/*
* Since the cacr is common to all mc680x0, provide macros
* for masking values in that register.
*/
/*
* Used to clear bits in the cacr.
*/
#define _CPU_CACR_AND(mask) \
{ \
register unsigned long _value = mask; \
register unsigned long _ctl = 0; \
__asm__ volatile ( "movec %%cacr, %0; /* read the cacr */ \
andl %2, %0; /* and with _val */ \
movec %1, %%cacr" /* write the cacr */ \
: "=d" (_ctl) : "0" (_ctl), "d" (_value) : "%%cc" ); \
}
/*
* Used to set bits in the cacr.
*/
#define _CPU_CACR_OR(mask) \
{ \
register unsigned long _value = mask; \
register unsigned long _ctl = 0; \
__asm__ volatile ( "movec %%cacr, %0; /* read the cacr */ \
orl %2, %0; /* or with _val */ \
movec %1, %%cacr" /* write the cacr */ \
: "=d" (_ctl) : "0" (_ctl), "d" (_value) : "%%cc" ); \
}
/*
* CACHE MANAGER: The following functions are CPU-specific.
* They provide the basic implementation for the rtems_* cache
* management routines. If a given function has no meaning for the CPU,
* it does nothing by default.
*/
#if ( (defined(__mc68020__) && !defined(__mcpu32__)) || defined(__mc68030__) )
#if defined(__mc68030__)
/* Only the mc68030 has a data cache; it is writethrough only. */
RTEMS_INLINE_ROUTINE void _CPU_cache_flush_1_data_line(const void * d_addr) {}
RTEMS_INLINE_ROUTINE void _CPU_cache_flush_entire_data(void) {}
RTEMS_INLINE_ROUTINE void _CPU_cache_invalidate_1_data_line(
const void * d_addr
)
{
void * p_address = (void *) _CPU_virtual_to_physical( d_addr );
__asm__ volatile ( "movec %0, %%caar" :: "a" (p_address) ); /* write caar */
_CPU_CACR_OR(0x00000400);
}
RTEMS_INLINE_ROUTINE void _CPU_cache_invalidate_entire_data(void)
{
_CPU_CACR_OR( 0x00000800 );
}
RTEMS_INLINE_ROUTINE void _CPU_cache_freeze_data(void)
{
_CPU_CACR_OR( 0x00000200 );
}
RTEMS_INLINE_ROUTINE void _CPU_cache_unfreeze_data(void)
{
_CPU_CACR_AND( 0xFFFFFDFF );
}
RTEMS_INLINE_ROUTINE void _CPU_cache_enable_data(void)
{
_CPU_CACR_OR( 0x00000100 );
}
RTEMS_INLINE_ROUTINE void _CPU_cache_disable_data(void)
{
_CPU_CACR_AND( 0xFFFFFEFF );
}
#endif
/* Both the 68020 and 68030 have instruction caches */
RTEMS_INLINE_ROUTINE void _CPU_cache_invalidate_1_instruction_line(
const void * d_addr
)
{
void * p_address = (void *) _CPU_virtual_to_physical( d_addr );
__asm__ volatile ( "movec %0, %%caar" :: "a" (p_address) ); /* write caar */
_CPU_CACR_OR( 0x00000004 );
}
RTEMS_INLINE_ROUTINE void _CPU_cache_invalidate_entire_instruction(void)
{
_CPU_CACR_OR( 0x00000008 );
}
RTEMS_INLINE_ROUTINE void _CPU_cache_freeze_instruction(void)
{
_CPU_CACR_OR( 0x00000002);
}
RTEMS_INLINE_ROUTINE void _CPU_cache_unfreeze_instruction(void)
{
_CPU_CACR_AND( 0xFFFFFFFD );
}
RTEMS_INLINE_ROUTINE void _CPU_cache_enable_instruction(void)
{
_CPU_CACR_OR( 0x00000001 );
}
RTEMS_INLINE_ROUTINE void _CPU_cache_disable_instruction(void)
{
_CPU_CACR_AND( 0xFFFFFFFE );
}
#elif ( defined(__mc68040__) || defined (__mc68060__) )
/* Cannot be frozen */
RTEMS_INLINE_ROUTINE void _CPU_cache_freeze_data(void) {}
RTEMS_INLINE_ROUTINE void _CPU_cache_unfreeze_data(void) {}
RTEMS_INLINE_ROUTINE void _CPU_cache_freeze_instruction(void) {}
RTEMS_INLINE_ROUTINE void _CPU_cache_unfreeze_instruction(void) {}
RTEMS_INLINE_ROUTINE void _CPU_cache_flush_1_data_line(
const void * d_addr
)
{
void * p_address = (void *) _CPU_virtual_to_physical( d_addr );
__asm__ volatile ( "cpushl %%dc,(%0)" :: "a" (p_address) );
}
RTEMS_INLINE_ROUTINE void _CPU_cache_invalidate_1_data_line(
const void * d_addr
)
{
void * p_address = (void *) _CPU_virtual_to_physical( d_addr );
__asm__ volatile ( "cinvl %%dc,(%0)" :: "a" (p_address) );
}
RTEMS_INLINE_ROUTINE void _CPU_cache_flush_entire_data(void)
{
__asm__ volatile ( "cpusha %%dc" :: );
}
RTEMS_INLINE_ROUTINE void _CPU_cache_invalidate_entire_data(void)
{
__asm__ volatile ( "cinva %%dc" :: );
}
RTEMS_INLINE_ROUTINE void _CPU_cache_enable_data(void)
{
_CPU_CACR_OR( 0x80000000 );
}
RTEMS_INLINE_ROUTINE void _CPU_cache_disable_data(void)
{
_CPU_CACR_AND( 0x7FFFFFFF );
}
RTEMS_INLINE_ROUTINE void _CPU_cache_invalidate_1_instruction_line(
const void * i_addr )
{
void * p_address = (void *) _CPU_virtual_to_physical( i_addr );
__asm__ volatile ( "cinvl %%ic,(%0)" :: "a" (p_address) );
}
RTEMS_INLINE_ROUTINE void _CPU_cache_invalidate_entire_instruction(void)
{
__asm__ volatile ( "cinva %%ic" :: );
}
RTEMS_INLINE_ROUTINE void _CPU_cache_enable_instruction(void)
{
_CPU_CACR_OR( 0x00008000 );
}
RTEMS_INLINE_ROUTINE void _CPU_cache_disable_instruction(void)
{
_CPU_CACR_AND( 0xFFFF7FFF );
}
#endif
|
