1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
|
/*
* Copyright (c) 2013 embedded brains GmbH. All rights reserved.
*
* embedded brains GmbH
* Dornierstr. 4
* 82178 Puchheim
* Germany
* <rtems@embedded-brains.de>
*
* The license and distribution terms for this file may be
* found in the file LICENSE in this distribution or at
* http://www.rtems.org/license/LICENSE.
*/
#include <bsp/irq-generic.h>
#include <mcf548x/mcf548x.h>
void asm_default_interrupt(void);
typedef void (*void_func)(void);
typedef struct {
rtems_interrupt_handler handler;
void *arg;
const char *info;
} interrupt_control;
static interrupt_control interrupt_controls[BSP_INTERRUPT_VECTOR_COUNT];
static uint32_t vector_to_reg(rtems_vector_number vector)
{
return ((vector + 32U) >> 5) & 0x1;
}
static uint32_t vector_to_bit(rtems_vector_number vector)
{
return 1U << (vector & 0x1fU);
}
static volatile uint32_t *vector_to_imr(rtems_vector_number vector)
{
volatile uint32_t *imr = &MCF548X_INTC_IMRH;
return &imr[vector_to_reg(vector)];
}
static rtems_vector_number exception_vector_to_vector(
rtems_vector_number exception_vector
)
{
return exception_vector - 64U;
}
static rtems_vector_number vector_to_exception_vector(
rtems_vector_number vector
)
{
return vector + 64U;
}
rtems_status_code bsp_interrupt_vector_is_enabled(
rtems_vector_number vector,
bool *enabled
)
{
bsp_interrupt_assert(bsp_interrupt_is_valid_vector(vector));
bsp_interrupt_assert(enabled != NULL);
*enabled = false;
return RTEMS_UNSATISFIED;
}
void bsp_interrupt_vector_enable(rtems_vector_number vector)
{
volatile uint32_t *imr = vector_to_imr(vector);
uint32_t bit = vector_to_bit(vector);
rtems_interrupt_level level;
bsp_interrupt_assert(bsp_interrupt_is_valid_vector(vector));
rtems_interrupt_disable(level);
*imr &= ~bit;
rtems_interrupt_enable(level);
}
void bsp_interrupt_vector_disable(rtems_vector_number vector)
{
volatile uint32_t *imr = vector_to_imr(vector);
uint32_t bit = vector_to_bit(vector);
rtems_interrupt_level level;
bsp_interrupt_assert(bsp_interrupt_is_valid_vector(vector));
rtems_interrupt_disable(level);
*imr |= bit;
rtems_interrupt_enable(level);
}
static void_func get_exception_handler(rtems_vector_number vector)
{
void **vbr;
void_func *exception_table;
m68k_get_vbr(vbr);
exception_table = (void_func *)vbr;
return exception_table[vector_to_exception_vector(vector)];
}
static void set_exception_handler(rtems_vector_number vector, void_func handler)
{
void **vbr;
void_func *exception_table;
m68k_get_vbr(vbr);
exception_table = (void_func *)vbr;
exception_table[vector_to_exception_vector(vector)] = handler;
}
static void dispatch_handler(rtems_vector_number exception_vector)
{
const interrupt_control *ic =
&interrupt_controls[exception_vector_to_vector(exception_vector)];
(*ic->handler)(ic->arg);
}
static uint8_t get_intc_icr(rtems_vector_number vector)
{
volatile uint8_t *icr = &MCF548X_INTC_ICR0;
return icr[vector];
}
rtems_status_code rtems_interrupt_handler_install(
rtems_vector_number vector,
const char *info,
rtems_option options,
rtems_interrupt_handler handler,
void *arg
)
{
rtems_status_code sc = RTEMS_SUCCESSFUL;
if (bsp_interrupt_is_valid_vector(vector)) {
rtems_interrupt_level level;
rtems_interrupt_disable(level);
if (
get_exception_handler(vector) == asm_default_interrupt
&& get_intc_icr(vector) != 0
) {
interrupt_control *ic = &interrupt_controls[vector];
ic->handler = handler;
ic->arg = arg;
ic->info = info;
_ISR_Vector_table[vector_to_exception_vector(vector)]
= dispatch_handler;
set_exception_handler(vector, _ISR_Handler);
bsp_interrupt_vector_enable(vector);
} else {
sc = RTEMS_RESOURCE_IN_USE;
}
rtems_interrupt_enable(level);
} else {
sc = RTEMS_INVALID_ID;
}
return sc;
}
static bool is_occupied_by_us(rtems_vector_number vector)
{
return get_exception_handler(vector) == _ISR_Handler
&& _ISR_Vector_table[vector_to_exception_vector(vector)]
== dispatch_handler;
}
rtems_status_code rtems_interrupt_handler_remove(
rtems_vector_number vector,
rtems_interrupt_handler handler,
void *arg
)
{
rtems_status_code sc = RTEMS_SUCCESSFUL;
if (bsp_interrupt_is_valid_vector(vector)) {
rtems_interrupt_level level;
interrupt_control *ic = &interrupt_controls[vector];
rtems_interrupt_disable(level);
if (
is_occupied_by_us(vector)
&& ic->handler == handler
&& ic->arg == arg
) {
bsp_interrupt_vector_disable(vector);
set_exception_handler(vector, asm_default_interrupt);
memset(ic, 0, sizeof(*ic));
} else {
sc = RTEMS_UNSATISFIED;
}
rtems_interrupt_enable(level);
} else {
sc = RTEMS_INVALID_ID;
}
return sc;
}
rtems_status_code rtems_interrupt_handler_iterate(
rtems_vector_number vector,
rtems_interrupt_per_handler_routine routine,
void *arg
)
{
rtems_status_code sc = RTEMS_SUCCESSFUL;
if (bsp_interrupt_is_valid_vector(vector)) {
if (is_occupied_by_us(vector)) {
const interrupt_control *ic = &interrupt_controls[vector];
(*routine)(arg, ic->info, RTEMS_INTERRUPT_UNIQUE, ic->handler, ic->arg);
}
} else {
sc = RTEMS_INVALID_ID;
}
return sc;
}
|
