1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
|
/**
* @file
*
* @ingroup RTEMSBSPsARMLPC24XX
*
* @brief Console configuration.
*/
/*
* Copyright (c) 2008-2014 embedded brains GmbH. All rights reserved.
*
* embedded brains GmbH
* Dornierstr. 4
* 82178 Puchheim
* Germany
* <rtems@embedded-brains.de>
*
* The license and distribution terms for this file may be
* found in the file LICENSE in this distribution or at
* http://www.rtems.org/license/LICENSE.
*/
#include <rtems/console.h>
#include <libchip/ns16550.h>
#include <bsp.h>
#include <bsp/lpc24xx.h>
#include <bsp/irq.h>
#include <bsp/io.h>
#include <bsp/console-termios.h>
static uint8_t lpc24xx_uart_get_register(uintptr_t addr, uint8_t i)
{
volatile uint32_t *reg = (volatile uint32_t *) addr;
return (uint8_t) reg [i];
}
static void lpc24xx_uart_set_register(uintptr_t addr, uint8_t i, uint8_t val)
{
volatile uint32_t *reg = (volatile uint32_t *) addr;
reg [i] = val;
}
#ifdef LPC24XX_CONFIG_CONSOLE
static ns16550_context lpc24xx_uart_context_0 = {
.base = RTEMS_TERMIOS_DEVICE_CONTEXT_INITIALIZER("UART 0"),
.get_reg = lpc24xx_uart_get_register,
.set_reg = lpc24xx_uart_set_register,
.port = UART0_BASE_ADDR,
.irq = LPC24XX_IRQ_UART_0,
.clock = LPC24XX_PCLK,
.initial_baud = LPC24XX_UART_BAUD,
.has_fractional_divider_register = true
};
#endif
#ifdef LPC24XX_CONFIG_UART_1
static ns16550_context lpc24xx_uart_context_1 = {
.base = RTEMS_TERMIOS_DEVICE_CONTEXT_INITIALIZER("UART 1"),
.get_reg = lpc24xx_uart_get_register,
.set_reg = lpc24xx_uart_set_register,
.port = UART1_BASE_ADDR,
.irq = LPC24XX_IRQ_UART_1,
.clock = LPC24XX_PCLK,
.initial_baud = LPC24XX_UART_BAUD,
.has_fractional_divider_register = true
};
#endif
#ifdef LPC24XX_CONFIG_UART_2
static ns16550_context lpc24xx_uart_context_2 = {
.base = RTEMS_TERMIOS_DEVICE_CONTEXT_INITIALIZER("UART 2"),
.get_reg = lpc24xx_uart_get_register,
.set_reg = lpc24xx_uart_set_register,
.port = UART2_BASE_ADDR,
.irq = LPC24XX_IRQ_UART_2,
.clock = LPC24XX_PCLK,
.initial_baud = LPC24XX_UART_BAUD,
.has_fractional_divider_register = true
};
#endif
#ifdef LPC24XX_CONFIG_UART_3
static ns16550_context lpc24xx_uart_context_3 = {
.base = RTEMS_TERMIOS_DEVICE_CONTEXT_INITIALIZER("UART 3"),
.get_reg = lpc24xx_uart_get_register,
.set_reg = lpc24xx_uart_set_register,
.port = UART3_BASE_ADDR,
.irq = LPC24XX_IRQ_UART_3,
.clock = LPC24XX_PCLK,
.initial_baud = LPC24XX_UART_BAUD,
.has_fractional_divider_register = true
};
#endif
const console_device console_device_table[] = {
#ifdef LPC24XX_CONFIG_CONSOLE
{
.device_file = "/dev/ttyS0",
.probe = console_device_probe_default,
.handler = &ns16550_handler_interrupt,
.context = &lpc24xx_uart_context_0.base
},
#endif
#ifdef LPC24XX_CONFIG_UART_1
{
.device_file = "/dev/ttyS1",
.probe = lpc24xx_uart_probe_1,
.handler = &ns16550_handler_interrupt,
.context = &lpc24xx_uart_context_1.base
},
#endif
#ifdef LPC24XX_CONFIG_UART_2
{
.device_file = "/dev/ttyS2",
.probe = lpc24xx_uart_probe_2,
.handler = &ns16550_handler_interrupt,
.context = &lpc24xx_uart_context_2.base
},
#endif
#ifdef LPC24XX_CONFIG_UART_3
{
.device_file = "/dev/ttyS3",
.probe = lpc24xx_uart_probe_3,
.handler = &ns16550_handler_interrupt,
.context = &lpc24xx_uart_context_3.base
},
#endif
};
const size_t console_device_count = RTEMS_ARRAY_SIZE(console_device_table);
|
