1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
|
/* SPDX-License-Identifier: BSD-2-Clause */
/*
* Copyright (c) 2017 embedded brains GmbH. All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*/
#ifndef IMX_I2CREG_H
#define IMX_I2CREG_H
#include <bsp/utility.h>
typedef struct {
uint16_t iadr;
#define IMX_I2C_IADR_ADR(val) BSP_FLD16(val, 1, 7)
#define IMX_I2C_IADR_ADR_GET(reg) BSP_FLD16GET(reg, 1, 7)
#define IMX_I2C_IADR_ADR_SET(reg, val) BSP_FLD16SET(reg, val, 1, 7)
uint16_t reserved_02;
uint16_t ifdr;
#define IMX_I2C_IFDR_IC(val) BSP_FLD16(val, 0, 5)
#define IMX_I2C_IFDR_IC_GET(reg) BSP_FLD16GET(reg, 0, 5)
#define IMX_I2C_IFDR_IC_SET(reg, val) BSP_FLD16SET(reg, val, 0, 5)
uint16_t reserved_06;
uint16_t i2cr;
#define IMX_I2C_I2CR_IEN BSP_BIT16(7)
#define IMX_I2C_I2CR_IIEN BSP_BIT16(6)
#define IMX_I2C_I2CR_MSTA BSP_BIT16(5)
#define IMX_I2C_I2CR_MTX BSP_BIT16(4)
#define IMX_I2C_I2CR_TXAK BSP_BIT16(3)
#define IMX_I2C_I2CR_RSTA BSP_BIT16(2)
uint16_t reserved_0a;
uint16_t i2sr;
#define IMX_I2C_I2SR_ICF BSP_BIT16(7)
#define IMX_I2C_I2SR_IAAS BSP_BIT16(6)
#define IMX_I2C_I2SR_IBB BSP_BIT16(5)
#define IMX_I2C_I2SR_IAL BSP_BIT16(4)
#define IMX_I2C_I2SR_SRW BSP_BIT16(2)
#define IMX_I2C_I2SR_IIF BSP_BIT16(1)
#define IMX_I2C_I2SR_RXAK BSP_BIT16(0)
uint16_t reserved_0e;
uint16_t i2dr;
#define IMX_I2C_I2DR_DATA(val) BSP_FLD16(val, 0, 7)
#define IMX_I2C_I2DR_DATA_GET(reg) BSP_FLD16GET(reg, 0, 7)
#define IMX_I2C_I2DR_DATA_SET(reg, val) BSP_FLD16SET(reg, val, 0, 7)
} imx_i2c;
#endif /* IMX_I2CREG_H */
|
