blob: ae0fe97584f66f0b47c299dfdeb587967d056d55 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
|
/*
* Copyright (c) 2016 embedded brains GmbH. All rights reserved.
*
* embedded brains GmbH
* Dornierstr. 4
* 82178 Puchheim
* Germany
* <info@embedded-brains.de>
*
* The license and distribution terms for this file may be
* found in the file LICENSE in this distribution or at
* http://www.rtems.org/license/LICENSE.
*/
#ifndef LIBBSP_ARM_ATSAM_ATSAM_I2C_H
#define LIBBSP_ARM_ATSAM_ATSAM_I2C_H
#include <libchip/chip.h>
#include <libchip/include/pio.h>
#include <bsp.h>
#include <rtems/thread.h>
#include <dev/i2c/i2c.h>
#ifdef __cplusplus
extern "C" {
#endif /* __cplusplus */
#define TWI_AMOUNT_PINS 2
typedef enum {
TX_SEND_DATA,
TX_SEND_STOP,
TX_CONT_MESSAGE_NEEDED,
RX_SEND_DATA,
RX_SEND_STOP,
RX_CONT_MESSAGE_NEEDED,
TX_RX_STOP_SENT
}transfer_state;
typedef struct {
uint8_t status;
uint8_t *data;
bool stop_request;
uint32_t data_size;
uint32_t already_transferred;
transfer_state trans_state;
} transfer_desc;
typedef struct {
i2c_bus base;
i2c_msg *msgs;
Twihs *regs;
transfer_desc trans_desc;
uint32_t msg_todo;
uint32_t current_msg_todo;
uint8_t *current_msg_byte;
uint32_t output_clock;
bool read;
rtems_binary_semaphore sem;
rtems_vector_number irq;
} atsam_i2c_bus;
int i2c_bus_register_atsam(
const char *bus_path,
Twihs *register_base,
rtems_vector_number irq,
const Pin pins[TWI_AMOUNT_PINS]
);
#ifdef __cplusplus
}
#endif /* __cplusplus */
#endif /* LIBBSP_ARM_ATSAM_ATSAM_I2C_H */
|