From 767cdd8470eac9396d326a65f640e5234784a3d4 Mon Sep 17 00:00:00 2001 From: Thomas Doerfler Date: Fri, 11 Jul 2008 10:04:40 +0000 Subject: adapted for modified exception code --- cpukit/score/cpu/powerpc/ChangeLog | 21 +++++++++++++++++++++ 1 file changed, 21 insertions(+) (limited to 'cpukit/score/cpu/powerpc/ChangeLog') diff --git a/cpukit/score/cpu/powerpc/ChangeLog b/cpukit/score/cpu/powerpc/ChangeLog index bb7cd0bd03..431492b5a7 100644 --- a/cpukit/score/cpu/powerpc/ChangeLog +++ b/cpukit/score/cpu/powerpc/ChangeLog @@ -1,3 +1,24 @@ +2008-07-10 Sebastian Huber + + * rtems/asm.h: Added defines for save and restore registers and + special purpose registers 4 to 7. + + * rtems/new-exceptions/cpu.h: Changed define PPC_BSP_HAS_FIXED_PR288 to + a value that results in a compile time error on usage since SPRG0 is + now used for the interrupt disable mask. + + * rtems/powerpc/registers.h: Bugfix: Swapped values of TBWU and TBWL. + + Added defines SPRG4..7 and USPRG0. + + Changed _CPU_ISR_{Disable, Enable, Flush} to use static inline + functions. The interrupt disable mask is now stored in SPRG0. Which + was previously denoted to indicate a PR288 bugfix. You may now + initialize the interrupt disable mask via + ppc_interrupt_set_disable_mask() and + PPC_INTERRUPT_DISABLE_MASK_DEFAULT. The default value will be set in + bootcard.c. + 2008-02-20 Ralf Corsépius * rtems/old-exceptions/cpu.h: Remove (Abandoned). -- cgit v1.2.3