From 7b4b259febeb4e6bd6bc14ff30679e539b456fde Mon Sep 17 00:00:00 2001
From: Ralf Corsepius <ralf.corsepius@rtems.org>
Date: Thu, 15 Oct 2009 04:28:52 +0000
Subject: =?UTF-8?q?2009-10-15=09Ralf=20Cors=C3=A9pius=20<ralf.corsepius@rt?=
 =?UTF-8?q?ems.org>?=
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit

	* make/custom/erc32.cfg: New (relocated from /make/custom).
	* make/custom/sis.cfg: New (relocated from /make/custom).
---
 c/src/lib/libbsp/sparc/erc32/ChangeLog             |  5 +++++
 c/src/lib/libbsp/sparc/erc32/make/custom/erc32.cfg | 21 +++++++++++++++++++++
 c/src/lib/libbsp/sparc/erc32/make/custom/sis.cfg   |  7 +++++++
 3 files changed, 33 insertions(+)
 create mode 100644 c/src/lib/libbsp/sparc/erc32/make/custom/erc32.cfg
 create mode 100644 c/src/lib/libbsp/sparc/erc32/make/custom/sis.cfg

(limited to 'c')

diff --git a/c/src/lib/libbsp/sparc/erc32/ChangeLog b/c/src/lib/libbsp/sparc/erc32/ChangeLog
index 7ec287ce55..f5c5ba16bd 100644
--- a/c/src/lib/libbsp/sparc/erc32/ChangeLog
+++ b/c/src/lib/libbsp/sparc/erc32/ChangeLog
@@ -1,3 +1,8 @@
+2009-10-15	Ralf Corsépius <ralf.corsepius@rtems.org>
+
+	* make/custom/erc32.cfg: New (relocated from /make/custom).
+	* make/custom/sis.cfg: New (relocated from /make/custom).
+
 2009-09-15	Ralf Corsépius <ralf.corsepius@rtems.org>
 
 	* configure.ac: Remove RTEMS_BSP_BOOTCARD_OPTIONS.
diff --git a/c/src/lib/libbsp/sparc/erc32/make/custom/erc32.cfg b/c/src/lib/libbsp/sparc/erc32/make/custom/erc32.cfg
new file mode 100644
index 0000000000..22719cad1f
--- /dev/null
+++ b/c/src/lib/libbsp/sparc/erc32/make/custom/erc32.cfg
@@ -0,0 +1,21 @@
+#
+#  Config file for the European Space Agency ERC32
+#  a V7 SPARC processor derived from the Cypress 601/602 set.
+#
+#  $Id$
+#
+
+include $(RTEMS_ROOT)/make/custom/default.cfg
+
+RTEMS_CPU=sparc
+RTEMS_CPU_MODEL=erc32
+
+# This is the actual bsp directory used during the build process.
+RTEMS_BSP_FAMILY=erc32
+
+#  This contains the compiler options necessary to select the CPU model
+#  and (hopefully) optimize for it.
+CPU_CFLAGS = -mcpu=cypress
+
+# optimize flag: typically -O2
+CFLAGS_OPTIMIZE_V = -O2 -g
diff --git a/c/src/lib/libbsp/sparc/erc32/make/custom/sis.cfg b/c/src/lib/libbsp/sparc/erc32/make/custom/sis.cfg
new file mode 100644
index 0000000000..d9fd24b23d
--- /dev/null
+++ b/c/src/lib/libbsp/sparc/erc32/make/custom/sis.cfg
@@ -0,0 +1,7 @@
+#
+#  Configuration file for the SPARC/ERC32 Simulator SIS
+#
+#  $Id$
+#
+
+include $(RTEMS_ROOT)/make/custom/erc32.cfg
-- 
cgit v1.2.3