summaryrefslogtreecommitdiffstats
path: root/spec/build/bsps/arm/xilinx-zynq/obj.yml (unfollow)
Commit message (Collapse)AuthorFilesLines
2024-04-04dev/serial: Add Zynq UART kernel I/O supportSebastian Huber1-2/+0
Replace the BSP_CONSOLE_MINOR BSP option for the Xilinx Zynq BSPs with the new BSP option ZYNQ_UART_KERNEL_IO_BASE_ADDR. Move the kernel I/O support to a shared file.
2023-05-20Update company nameSebastian Huber1-1/+1
The embedded brains GmbH & Co. KG is the legal successor of embedded brains GmbH.
2022-08-22spec/bsps: Do not install tm27.hChris Johns1-1/+0
Updates #4705
2022-01-15bsps: Default to CPU counter benchmark timerSebastian Huber1-1/+1
Most BSPs which used the stubbed benachmark timer provide a CPU counter. All BSPs provide at least a stub CPU counter. Simply use the benchmark timer implementation using the CPU counter.
2021-12-09spec: Update location of cadence I2CKinsey Moore1-2/+4
When the cadence I2C code was moved to a shared directory, the references were updated but the install locations weren't. This updates the install locations to match what out-of-tree applications expect.
2021-11-30build: Use common objects item for get memorySebastian Huber1-1/+0
2021-09-21bsps/gicv2: Allow BSPs to define IRQ attributesKinsey Moore1-0/+1
ARM's GICv2 is configurable and its attributes vary between implementations including omission of specific interrupts. This allows BSPs to accomodate those varying implementations with customized attribute sets.
2021-09-09bsps/zynq: Moved general i2c files to shared directoriesStephen Clark1-3/+3
Certain files related to the Zynq BSP's I2C driver are useable by the ZynqMP BSP as well. Moved these files to shared directory in anticipation of I2C support for ZynqMP.
2021-02-26bsps: Add default rtems_get_target_hash()Sebastian Huber1-0/+1
Update #4267.
2021-02-24build: Sort source listsSebastian Huber1-1/+1
Use the Python sorted() function to sort the "source" lists.
2020-12-23bsps: Use header file for GIC architecture supportSebastian Huber1-1/+0
This avoids a function call overhead in the interrupt dispatching. Update #4202.
2020-12-02bsps: Move ARM GICv2 driver to bsps/sharedKinsey Moore1-1/+2
This moves the ARM GICv2 driver to bsps/shared to be usable by AArch64 code.
2020-12-02bsps: Move zynq-uart to bsps/sharedKinsey Moore1-2/+0
This moves the zynq-uart driver from bsps/arm/shared to bsps/shared to accomodate use by AArch64 BSPs.
2020-09-14build: Alternative build system based on wafSebastian Huber1-0/+47
Update #3818.