summaryrefslogtreecommitdiffstats
path: root/spec/build/bsps/aarch64/xilinx-zynqmp (unfollow)
Commit message (Collapse)AuthorFilesLines
2024-04-04dev/serial: Add Zynq UART kernel I/O supportSebastian Huber1-2/+0
Replace the BSP_CONSOLE_MINOR BSP option for the Xilinx Zynq BSPs with the new BSP option ZYNQ_UART_KERNEL_IO_BASE_ADDR. Move the kernel I/O support to a shared file.
2024-03-20bsps: Add xilinx_zynqmp_lp64_a53 BSP variantSebastian Huber3-0/+23
Add a BSP variant without a board-specific name.
2023-07-10spec: Add QEMU test annotationsKinsey Moore1-30/+3
QEMU is known to fail certain tests intermittently due to clock tick delivery issues. This defines those tests as intermittent for BSPs intended to run on QEMU alone. Updates #4922 Updates #4072
2023-05-20Update company nameSebastian Huber2-2/+2
The embedded brains GmbH & Co. KG is the legal successor of embedded brains GmbH.
2023-03-15bsps/zynqmp: Add JFFS2 NAND adapterKinsey Moore2-0/+22
This adds the glue code necessary to allow JFFS2 to operate on top of NAND memory hosted by the XNandPsu peripheral/driver.
2023-02-06spec/bsps: Deduplicate objxilinxsupportKinsey Moore1-0/+2
The objxilinxsupport build object was accidentally included twice in some of the ZynqMP BSPs by two different drivers that required it. This commit manually deduplicates the inclusions by moving that inclusion to the BSP. Duplication of object inclusions is considered a bug and can cause race conditions in the build system.
2023-01-27bsps/xilinx-zynqmp: Add JFFS2 GQSPI NOR driverAlex White2-0/+24
2023-01-17build: Use enabled by for defaultsSebastian Huber10-60/+35
Merge the "default" and "default-by-variant" attributes. Use an "enabled-by" expression to select the default value based on the enabled set. This makes it possible to select default values depending on other options. For example you could choose memory settings based on whether RTEMS_SMP is enabled or disabled. The change was tested by comparing the output of ./waf bspdefaults before and after the change.
2023-01-17build: Replace variant patterns with a listSebastian Huber5-12/+15
Replace the variant patterns in the default-by-variant list with an explicit list of matching BSPs. The change was tested by comparing the output of ./waf bspdefaults before and after the change.
2023-01-17build: Format build itemsSebastian Huber2-3/+3
Use yaml.dump(data, default_flow_style=False, allow_unicode=True) with a custom representer for integer default values to format all build items.
2023-01-17build: Add reason to test state definitionsSebastian Huber2-28/+39
2022-12-23bsps: Import Xilinx NAND driverKinsey Moore1-0/+2
This adds Xilinx's driver for the Xilinx NAND controller embedded in the ZynqMP SoC. Within that device alone, it is possible to access this peripheral from MicroBlaze, ARMv7, and ARMv8 cores. This has been added to the hardware ZynqMP BSPs since QEMU does not support emulation of this peripheral. This driver supports polled operation only. The imported files are and should be able to remain unmodified. Import information is kept in bsps/shared/dev/nand/VERSION.
2022-11-09zynqmp: Add support for the CFC-400XKinsey Moore10-0/+60
This adds a BSP variant for the ZynqMP BSP family to support the Innoflight CFC-400X platform. To properly support the CFC-400X, device trees were added to the ZynqMP platform due to both the optional management interface as well as alternate physical configuration of the ethernet interfaces.
2022-08-22spec/bsps: Do not install tm27.hChris Johns1-1/+0
Updates #4705
2022-07-06bsps/aarch64: Use MMU pages appropriatelyKinsey Moore2-6/+6
There were two bugs with MMU page use that were partially hiding each other. The linker script page table section was 4x the size it needed to be and the page table allocation routine was allocating pages PTRSIZE times larger than it needed to. On ILP32, this resulted in incorrect but functional allocation. On LP64, this resulted in allocation failures earlier than expected.
2022-07-04build: Add cppflags, cflags, cxxflags to groupsSebastian Huber2-1/+7
Propagate the group defined cppflags, cflags, and cxxflags from parent groups to child items through the build item context. Update #4670.
2022-01-12aarch64: always boot into EL1NSGedare Bloom1-2/+0
Always start the executive in Exception Level 1, Non-Secure mode. If we boot in EL3 Secure with GICv3 then we have to initialize the distributor and redistributor to set up G1NS interrupts early in the boot sequence before stepping down from EL3S to EL1NS. Now there is no need to distinguish between secure and non-secure world execution after the primary core boots, so get rid of the AARCH64_IS_NONSECURE configuration option.
2022-01-11build: Fix build item formatSebastian Huber2-8/+6
2021-12-09spec: Update location of cadence I2CKinsey Moore1-1/+3
When the cadence I2C code was moved to a shared directory, the references were updated but the install locations weren't. This updates the install locations to match what out-of-tree applications expect.
2021-11-30build: Use common objects item for get memorySebastian Huber2-1/+2
2021-11-01aarch64: Break out MMU definitionsKinsey Moore1-0/+1
This moves the AArch64 MMU memory type definitions into cpukit for use by libdebugger since remapping of memory is required to insert software breakpoints.
2021-10-20spec/aarch64: Enable previously unbuildable testsKinsey Moore2-7/+0
The spconfig01 and spmisc01 tests were disabled for all AArch64 BSPs due to a toolchain issue preventing them from compiling correctly. The binutils version that contains the fix has been released and integrated into RSB such that these two tests now build and operate correctly.
2021-09-21cpukit: Add AArch64 SMP SupportKinsey Moore3-0/+20
This adds SMP support for AArch64 in cpukit and for the ZynqMP BSPs.
2021-09-21bsps/gicv2: Allow BSPs to define IRQ attributesKinsey Moore1-0/+1
ARM's GICv2 is configurable and its attributes vary between implementations including omission of specific interrupts. This allows BSPs to accomodate those varying implementations with customized attribute sets.
2021-09-09bsps/zynqmp: Added I2C support for ZynqMPStephen Clark5-0/+87
Added I2C drivers for ZynqMP and updated build system accordingly.
2021-08-18build: Merge default-by-family into by-variantSebastian Huber8-8/+0
Prefix the BSP family name with "bsps/" to make it distinct to the BSP variant names. Update #4468.
2021-07-15build: Use BSP family for optionsChris Johns8-0/+8
- Optionally add support for 'default-by-family' to allow option to be set by a family and so all related BSPs Close #4468
2021-07-01Revert "bsps/zynqmp: Allow any or all CGEMs to be enabled"Kinsey Moore5-72/+0
This reverts commit 10041a4cfc00d5f6876d3d6cfc30c23347b4cf42. This type of configuration does not belong in RTEMS and is better constrained to libbsd where the defines are actually being used.
2021-06-28bsps/zynqmp: Allow any or all CGEMs to be enabledKinsey Moore5-0/+72
Provide the options necessary to enable any combination of CGEM ethernet interfaces in LibBSD. The default is still CGEM3, so this should continue to operate as expected on typical Zynq Ultrascale+ MPSoC development hardware.
2021-06-24bsps/aarch64: replace boot options with asm switch codeGedare Bloom1-2/+0
2021-06-24bsps/aarch64: add non-secure mode and versal supportGedare Bloom1-0/+2
2021-05-27spec/aarch64: Add BSPs for real ZynqMP hardwareKinsey Moore7-2/+85
Add the BSPs for running on the ZU3EG Ultrascale+ Zynq MPSoC and alter the option defaults necessary for them to run properly using the standard BOOT.BIN configured for PetaLinux that comes in the Out-of-Box package.
2021-05-27bsps/aarch64: Add MMU driver to relax alignmentKinsey Moore4-4/+16
Currently, the AArch64 BSPs have a hard time running on real hardware without building the toolchain and the bsps with -mstrict-align in multiple places. Configuring the MMU on these chips allows for unaligned memory accesses for non-device memory which avoids requiring strict alignment in the toolchain and in the BSPs themselves. In writing this driver, it was found that the synchronous exception handling code needed to be rewritten since it relied on clearing SCTLR_EL1 to avoid thread stack misalignments in RTEMS_DEBUG mode. This is now avoided by exactly preserving thread mode stack and flags and the new implementation is compatible with the draft information provided on the mailing list covering the Exception Management API.
2021-03-30bsps/shared: Add Xilinx-AXI SPI driver to wafJan Sommer1-0/+2
Updates #4321
2021-03-10bsps/xilinx_zynq: Add SPI driver to wafJan Sommer1-0/+2
Updates #4320
2021-03-08spec/aarch64: Enable previously disabled testsAlex White1-9/+1
This enables several testsuites that were initially disabled during development.
2021-03-05spec/aarch64: Rename ZynqMP QEMU BSPsKinsey Moore3-3/+3
The current ZynqMP BSPs don't have _qemu in their name as do all other RTEMS BSPs that are specifically made to run on QEMU. This fixes the naming for those ZynqMP BSP variants for easier identification.
2021-03-05spec/aarch64: Remove sp37 from intermittent testsAlex White1-1/+0
2021-03-05bsps/aarch64: Resolve usage of SUBALIGN()Kinsey Moore1-1/+0
Remove usage of SUBALIGN() in aarch64 linkcmds which works around a difference in behavior on AArch64 platforms. This is no longer necessary since alignment is now enforced explicitly. Closes #4178.
2021-03-04validation: Fix for 64-bit targetsSebastian Huber1-3/+0
Closes #4179.
2021-02-26bsps: Add default rtems_get_target_hash()Sebastian Huber1-0/+1
Update #4267.
2021-02-24build: Sort source listsSebastian Huber1-5/+5
Use the Python sorted() function to sort the "source" lists.
2020-12-23bsps: Use header file for GIC architecture supportSebastian Huber1-1/+0
This avoids a function call overhead in the interrupt dispatching. Update #4202.
2020-12-04spec: Move zynq-uart into its own objectKinsey Moore1-0/+2
Currently, zynq-uart code is always built and has some requirements for BSPs that use it. Instead of making all BSPs satisfy that requirement or working around it by setting defaults, this moves the zynq-uart code into its own spec build object so it can be included if needed.
2020-12-04Add AArch64 ZynpMP BSPKinsey Moore13-0/+433
This adds a BSP family that runs on the Xilinx Ultrascale+ MPSOC (ZynqMP) family of chips. It is configured to be usable on the Qemu ZCU102 machine definition and should be almost trivially portable to ZynqMP development boards and custom hardware. It is also configured to be usable with libbsd.
generated by cgit v1.2.3 (git 2.25.1) at 2024-04-18 14:15:36 +0000