summaryrefslogtreecommitdiffstats
path: root/spec/build/bsps/aarch64/xilinx-zynqmp/linkcmds_ilp32.yml (unfollow)
Commit message (Collapse)AuthorFilesLines
2021-03-05bsps/aarch64: Resolve usage of SUBALIGN()Kinsey Moore1-1/+0
Remove usage of SUBALIGN() in aarch64 linkcmds which works around a difference in behavior on AArch64 platforms. This is no longer necessary since alignment is now enforced explicitly. Closes #4178.
2020-12-04Add AArch64 ZynpMP BSPKinsey Moore1-2/+2
This adds a BSP family that runs on the Xilinx Ultrascale+ MPSOC (ZynqMP) family of chips. It is configured to be usable on the Qemu ZCU102 machine definition and should be almost trivially portable to ZynqMP development boards and custom hardware. It is also configured to be usable with libbsd.
2020-12-02spec/a53: Fix SPDX linesKinsey Moore1-2/+2
2020-11-23spec/aarch64: Only apply SUBALIGN(4) to ILP32Kinsey Moore1-0/+1
The SUBALIGN(4) required on rtemsroset and rtemsrwset for ILP32 builds was previously present on LP64 builds and causes no issues within RTEMS, but causes relocation/alignment issues when building libbsd. This restricts those alignment changes to ILP32 builds.
2020-10-05bsps: Add Cortex-A53 ILP32 BSP variantKinsey Moore1-2/+2
This adds an AArch64 ILP32 BSP variant based on Qemu's Cortex-A53 emulation with interrupt support using GICv3 and clock support using the ARM GPT.
2020-10-05bsps: Add Cortex-A53 LP64 basic BSPKinsey Moore1-10/+9
This adds an AArch64 basic BSP based on Qemu's Cortex-A53 emulation with interrupt support using GICv3 and clock support using the ARM GPT.
2020-09-14build: Alternative build system based on wafSebastian Huber1-0/+72
Update #3818.