| Commit message (Collapse) | Author | Age | Files | Lines |
|
|
|
|
|
| |
Groups CPUContext and CPUInterrupt are now defined with a unique name
for this architecture group.
Update #3706.
|
|
|
|
| |
Update #3706.
|
|
|
|
| |
Update #3706.
|
|
|
|
| |
Update #3706.
|
|
|
|
| |
Update #3706.
|
|
|
|
| |
Update #3199.
|
|
|
|
|
|
|
|
| |
One reason to move the test support into a dedicated library are the
standard output __wrap_*() functions. They may conflict with
application level wrappers.
Update #3199.
|
|
|
|
| |
Update #3706.
|
|
|
|
| |
Update #3706.
|
|
|
|
| |
Update #3706.
|
|
|
|
| |
Update #3706.
|
| |
|
| |
|
| |
|
| |
|
|
|
|
|
|
|
| |
- The archive command lists archives, symbols and any duplicate
symbols.
- Change the RTL shell commands to the rtems_printer to allow
the output to be captured.
|
|
|
|
| |
Closes #3694.
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
|
|
|
| |
Updates #3686.
|
| |
|
|
|
|
| |
Update #3665.
|
|
|
|
|
|
| |
This corresponds to the Linux syscall_entry_* and syscall_exit_* events.
Update #3665.
|
|
|
|
| |
Update #3665.
|
|
|
|
| |
Close #3720.
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
The register definition for the CP15 PMCR (performance monitor control
register) has the bits for X (export enable) and D (clock divider
enable) backwards. Correct them according to ARMv7-A/R Architecture
Reference Manual, Rev C, Section B4.1.117.
Consequences: On an implementation that starts off with D set at reset,
the clock divider will not be disabled by using RTEMS' definition of the
D bit.
Tested by using the counter on Xilinx Zynq 7020 to measure some atomic
accesses and cache flushing operations.
|
|
|
|
| |
Updates #3687
|
|
|
|
|
|
|
|
|
|
| |
Generate Doxygen output in doc and ignore this directory in Git. Add
RTEMS logo. The Doxygen documentation is now built using the source
tree. Just invoke "doxygen" in the top-level source directory.
The Doxyfile works also with at least Doxygen 1.8.13 and Doxygen 1.8.14.
Update #3705.
|
|
|
|
| |
Remove the priority node only in case it is active.
|
|
|
|
|
|
| |
This makes the @file documentation independent of the actual file name.
Update #3707.
|
| |
|
|
|
|
|
|
|
|
|
| |
The system register in use for retrieval of the virtual timer value was
mistakenly copied from the physical timer value retrieval function.
Virtual timer value retrieval should use the same system register as the
virtual timer value setter.
Close #3699.
|
|
|
|
|
|
| |
Coverity 1399717
Updates #3686
|
|
|
|
|
|
| |
Coverty 1442636
Updates #3686
|
|
|
|
|
|
|
|
| |
space.
Coverity issue 1442540
Updates #3686
|
|
|
|
|
|
| |
Coverity issue 1442641
Updates #3686
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
- Allow an allocator to lock the allocations. This is needed to
lock the heap allocator so the text and trampoline table are
as close together as possible to allow for the largest possible
object file size.
- Update the default heap allocator to lock the heap allocator.
- Update ELF loading to lock the allocator.
Updates #3685
|
|
|
|
|
|
|
|
| |
Recursive usage of the same pthread_once_t results now in a deadlock.
Previously, an error of EINVAL was returned. This usage scenario is
invalid according to the POSIX pthread_once() specification.
Close #3334.
|
|
|
|
| |
Updates #3687
|
|
|
|
| |
Close #3692
|
| |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
- Add support for architecure sections that can be handled by the
architecture back end.
- Add trampoline/fixup support for PowerPC. This means the PowerPC
now supports large memory loading of applications.
- Add a bit allocator to manage small block based regions of memory.
- Add small data (sdata/sbss) support for the PowerPC. The support
makes the linker allocated small data region of memory a global
resource available to libdl loaded object files.
Updates #3687
Updates #3685
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
- Add trampolines to support relocs that are out of range on
support architectures.
- Support not loading separate text/data sections in an object
file if the symbol provided in the section is a duplicate.
A base image may have pulled in part of an object and another
part needs to be dynamically loaded.
- Refactor the unresolved handling to scale to hundreds of
unresolved symbols when loading large number of files.
Updates #3685
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
- Trampolines or fixups for veneers provide long jump support
for instruciton sets that implement short relative address
branches. The linker provides trampolines when creating a
static image. This patch adds trampoline support to libdl
and the ARM architecture.
- The dl09 test requires enough memory so modules are outside
the relative branch instruction ranges for the architecture.
Updates #3685
|
|
|
|
|
|
|
| |
- Fix the handling of pending objects.
- Add a constructor flags in objects to track then being called.
Closes #2921
|
|
|
|
|
|
|
| |
- Create 2 archives.
- Load 1 object file which loads 6 object files from the libraries.
Updates #3686
|