summaryrefslogtreecommitdiffstats
path: root/cpukit (unfollow)
Commit message (Expand)AuthorFilesLines
2018-07-11bsp/x86_64: Minimal bootable BSPAmaan Cheval13-1/+896
2018-07-06riscv: Add LADDR assembler defineSebastian Huber2-2/+12
2018-07-06riscv: Implement CPU counterSebastian Huber2-2/+16
2018-07-05riscv: Clear reservationsSebastian Huber5-6/+25
2018-07-05posix: Check for new <pthread.h> prototypesSebastian Huber5-9/+40
2018-07-02riscv: Fix fcsr initializationSebastian Huber2-1/+19
2018-06-29score: Increase PER_CPU_CONTROL_SIZE_APPROXSebastian Huber1-1/+1
2018-06-29riscv: Fix SMP context switch supportSebastian Huber1-2/+2
2018-06-29riscv: Add SMP context switch supportSebastian Huber1-0/+47
2018-06-29riscv: Add floating-point supportSebastian Huber8-50/+538
2018-06-29riscv: Fix global constructionSebastian Huber3-6/+7
2018-06-29riscv: Add TLS supportSebastian Huber2-0/+9
2018-06-29riscv: Remove dead codeSebastian Huber1-41/+1
2018-06-29riscv: Optimize context switch and interruptsSebastian Huber6-174/+255
2018-06-29riscv: Fix _CPU_Context_Initialize() prototypeSebastian Huber2-12/+12
2018-06-29riscv: Fix interrupt save/restoreSebastian Huber1-1/+1
2018-06-29riscv: Implement _CPU_Context_validate()Sebastian Huber2-160/+168
2018-06-29riscv: Make some CPU port defines visible to asmSebastian Huber2-37/+49
2018-06-29riscv: Implement _CPU_Context_volatile_clobber()Sebastian Huber2-16/+16
2018-06-29riscv: Remove mstatus from thread contextSebastian Huber4-27/+14
2018-06-29riscv: Remove x8 initializationSebastian Huber1-2/+0
2018-06-29riscv: Properly align the thread stackSebastian Huber1-3/+7
2018-06-29riscv: Do not clear thread contextSebastian Huber1-5/+2
2018-06-29riscv: Fix CPU_STACK_ALIGNMENTSebastian Huber1-1/+2
2018-06-29riscv: Remove RISCV_GCC_RED_ZONE_SIZESebastian Huber2-5/+1
2018-06-29riscv: Enable interrupts during dispatch after ISRSebastian Huber5-55/+91
2018-06-28riscv: Add _CPU_Get_current_per_CPU_control()Sebastian Huber2-0/+23
2018-06-28riscv: Avoid namespace pollutionSebastian Huber3-10/+4
2018-06-28riscv: Optimize and fix interrupt disable/enableSebastian Huber1-15/+16
2018-06-28riscv: Add dummy SMP supportSebastian Huber2-125/+27
2018-06-28build: Enable RISC-V SMP buildSebastian Huber1-1/+1
2018-06-28riscv: Implement ISR set/get levelSebastian Huber2-9/+18
2018-06-27bsp/riscv: Load global pointerSebastian Huber1-2/+0
2018-06-27riscv: Format assembler filesSebastian Huber4-435/+437
2018-06-27Rework initialization and interrupt stack supportSebastian Huber41-1275/+142
2018-06-27score: Add CPU_INTERRUPT_STACK_ALIGNMENTSebastian Huber18-0/+45
2018-06-27console: Add missing return statusSebastian Huber1-0/+2
2018-06-27Remove unused CPU_MODES_INTERRUPT_LEVELSebastian Huber3-3/+0
2018-06-21score: Macros to declare and define global symbolsSebastian Huber1-1/+33
2018-06-20stackchk: Add SMP supportSebastian Huber2-38/+67
2018-06-20stackchk: Refactor Stack_check_Dump_threads_usageSebastian Huber1-60/+49
2018-06-20stackchk: Remove dead codeSebastian Huber2-26/+2
2018-06-20config: SMP only CONFIGURE_MAXIMUM_PROCESSORSSebastian Huber1-1/+3
2018-06-15arm: Simplify CPU counter supportSebastian Huber1-2/+5
2018-06-15Add _CPU_Counter_frequency()Sebastian Huber36-7/+103
2018-06-15Add RTEMS_SYSINIT_CPU_COUNTERSebastian Huber1-1/+2
2018-06-15Reassign system initilization order numbersSebastian Huber1-39/+39
2018-06-07powerpc: Fix ss555 buildSebastian Huber1-6/+0
2018-06-05Add RTEMS_FATAL_SOURCE_INVALID_HEAP_FREESebastian Huber3-7/+10
2018-06-05Update rtems_fatal_source_text()Sebastian Huber1-2/+3