summaryrefslogtreecommitdiffstats
path: root/cpukit/score (unfollow)
Commit message (Expand)AuthorFilesLines
2000-08-10Adding ChangeLogs.Joel Sherrill16-0/+49
2000-08-01Look at both hardware and software FP settings.Joel Sherrill1-2/+2
2000-08-01If the _VBR is set to 0xFFFFFFFF, then assume the vector jump table isJoel Sherrill1-1/+10
2000-08-01The fp_context field is needed if software or hardware floating pointJoel Sherrill1-1/+1
2000-08-01Patch rtems-rc-20000801-1-cvs.diff from Ralf Corsepius <corsepiu@faw.uni-ulm.de>Joel Sherrill2-2/+2
2000-07-27Port of RTEMS to the ARM processor family by Eric ValetteJoel Sherrill12-0/+1771
2000-07-26Port of RTEMS to the Texas Instruments C3x/C4x DSP families includingJoel Sherrill5-2/+10
2000-07-26Port of RTEMS to the Texas Instruments C3x/C4x DSP families includingJoel Sherrill17-1/+59
2000-07-24Use bitwise and not cast to unsigned16 to remove upper bits.Joel Sherrill2-2/+6
2000-07-17Make _ISR_Dispatch global.Joel Sherrill1-0/+1
2000-07-17Update from Philip Quaife <rtemsdev@qs.co.nz> that was hand-merged.Joel Sherrill2-34/+75
2000-07-11Removed no cpu references.Joel Sherrill12-15/+15
2000-07-11Reworked score/cpu/sparc so it can be safely compiled multilib. AllJoel Sherrill10-127/+32
2000-07-11Added Hitachi H8/300 to the list of CPUs that should be OK withJoel Sherrill1-0/+1
2000-07-11Reworked score/cpu/i960 so it can be safely compiled multilib. AllJoel Sherrill5-533/+31
2000-07-11Patch rtems-rc-20000711-1-cvs.diff from Ralf Corsepius <corsepiu@faw.uni-ulm.de>Joel Sherrill8-9/+16
2000-07-10Patch rtems-rc-20000709-1.diff from Ralf Corsepius <corsepiu@faw.uni-ulm.de>Joel Sherrill2-0/+6
2000-07-07Moved old_exception_processing and new_exception_processing directoriesJoel Sherrill1-7/+1
2000-07-07Moved __RTEMS_APPLICATION__ conditional to include the use of theJoel Sherrill1-1/+1
2000-07-06Added missing #endif's.Joel Sherrill2-3/+0
2000-07-06Corrected call to _CORE_mutex_Seize_interrupt_blocking.Joel Sherrill1-2/+5
2000-07-06Reimplemented _Core_MUTEX_Seize to return with interrupts disabledJoel Sherrill2-7/+119
2000-07-06Added _CORE_semaphore_Seize_isr_disable.Joel Sherrill1-0/+56
2000-07-06Added _Objects_Get_isr_disable prototype and added numerous comments.Joel Sherrill1-7/+18
2000-07-06Removed unnecessary parentheses.Joel Sherrill1-4/+4
2000-07-06Added objjectgetbyisr.cJoel Sherrill1-2/+3
2000-07-06The code that attempts to obtain a mutex has now been inlined. TheJoel Sherrill1-83/+7
2000-07-06Directly index local table to avoid error check.Joel Sherrill3-12/+10
2000-07-06New file. Convert ID to pointer and return with interrupts -- notJoel Sherrill1-0/+83
2000-07-06Format of return line changed.Joel Sherrill1-3/+3
2000-07-03Interrupt stack is allocated in _ISR_Handler_initialization notJoel Sherrill8-8/+8
2000-07-03Added blocked_count field to allow for optimizations.Joel Sherrill2-2/+4
2000-07-03Changed extra_system_initialization_stack to extra_mpci_receive_server_stackJoel Sherrill1-1/+1
2000-06-29This is the initial addition of the port of RTEMS to theJoel Sherrill12-0/+1979
2000-06-29Added RTEMS_CPU_HAS_16_BIT_ADDRESSES constant to disable codeJoel Sherrill1-0/+4
2000-06-15Remove pragma align 4Joel Sherrill1-2/+0
2000-06-14Patch rtems-rc-20000614-sh.tar.gz from Ralf CorsepiusJoel Sherrill2-11/+12
2000-06-14Moved PowerPC cache management code to libcpu. Also compiledJoel Sherrill1-151/+0
2000-06-14Thread iterator and libgjc support submitted too early.Joel Sherrill3-61/+9
2000-06-13Added crude i960ka support.Joel Sherrill3-6/+38
2000-06-13Moved i386 and m68k cache management code to libcpu. EverythingJoel Sherrill2-306/+0
2000-06-12Patch from John Cotton <john.cotton@nrc.ca>, Charles-Antoine GauthierJoel Sherrill8-19/+603
2000-06-12Works on Solaris and Linux.Joel Sherrill1-8/+6
2000-06-12Merged from 4.5.0-beta3aJoel Sherrill38-97/+539
2000-04-13Patch rtems-rc-4.5.0-13-cvs.diff from Ralf Corsepius <corsepiu@faw.uni-ulm.de>.Joel Sherrill22-0/+88
2000-04-13Patch rtems-rc-4.5.0-13-cvs.diff from Ralf Corsepius <corsepiu@faw.uni-ulm.de>.Joel Sherrill24-0/+136
2000-03-01Added routines to get and set C3x IOF register. The code is conditionallyJoel Sherrill2-26/+142
2000-02-29BSP now compiles and links with CAVSL board information. This includesJoel Sherrill1-3/+3
2000-02-22New port of RTEMS to TI C3x and C4x.Joel Sherrill12-0/+3149
2000-02-08Patches rtems-rc-20000204-0.diff from Ralf Corsepius <corsepiu@faw.uni-ulm.de>Joel Sherrill1-1/+0
generated by cgit v1.2.3 (git 2.25.1) at 2024-04-25 08:40:19 +0000