| Commit message (Collapse) | Author | Files | Lines |
|---|
|
At some point during system initialization, the idle threads are created.
Afterwards, the boot processor basically executes within the context of an idle
thread with thread dispatching disabled. On some architectures, the
thread-local storage area of the associated thread must be set in dedicated
processor registers. Add the new CPU port function to do this:
void _CPU_Use_thread_local_storage( const Context_Control *context )
Close #4672.
|
|
Update #4670.
|
|
|
|
Conditional expressions with inline functions are not optimized away if
optimization is disabled. Avoid such expressions to prevent dead
branches. It helps also during code review to immediately see if a loop
is used or not.
|
|
The real implementation of hardpps() is defined in kern_ntptime.c. Use it only
if the NTP support is needed by the application.
Update #2349.
|
|
Use CLOCK_REALTIME and CLOCK_MONOTONIC for relative thread queue timeouts
instead of CLOCK_REALTIME_COARSE and CLOCK_MONOTONIC_COARSE. This fixes an
issue with clock_nanosleep() in combination with clock_gettime().
Close #4669.
|
|
The false trigger is covered in:
https://gcc.gnu.org/bugzilla/show_bug.cgi?id=99578
GCC 11 and 12 has been patched for constant pointer casts above
4K. This code casts a constant pointer within the first 4K
page. As a result the patch disables the warning.
Updates #4662
|
|
Since pps->capgen equal to zero is not a special value in uniprocessor configurations, there is no need to check for this condition.
Update #2349
|
|
Sections with identical attributes may be contiguous with a respective
begin and end address which is not on a minimum region boundary. The
begin address is aligned down to the region base address. The end
address is aligned up to the region end address. Account for this in
the check for contiguous sections.
Update #4202.
|
|
A section may span up to the end of the address range. In this case the
end address is zero. Use the base address to check if a region should
be before another region.
Update #4202.
|
|
|
|
Return early only if there was a timeout, otherwise return the PPS info.
Update #2349.
|
|
Close #2349.
|
|
Update #2349.
|
|
Update #2349.
|
|
Update #2349.
|
|
Update #2349.
|
|
Rename tc_getfrequency() to _Timecounter_Get_frequency().
Update #2349.
|
|
Update #2349.
|
|
Update #2349.
|
|
Update #2349.
|
|
Update #2349.
|
|
Remove URL in copyright notice.
Update #3053.
|
|
|
|
|
|
These files had no header, copyright, or license. Based on git history,
added appropriate copyright and license.
|
|
This file had no header, copyright, or license. Based on git history,
added appropriate copyright and license.
|
|
These files had no file header, copyright, or license. Based on git
history, added appropriate copyright and license.
|
|
Close #4644.
|
|
|
|
The other ports included that architecture's version of this file from
NetBSD. This patch follows that pattern.
closes #4641
|
|
Permission received from Anthony Green.
Updates #3053.
|
|
|
|
Add SMP-specifc SMP_FATAL_MULTITASKING_START_ON_NOT_ONLINE_PROCESSOR
fatal error. This fatal error helps to diagnose a broken SMP startup
sequence. Without this error a context switch using the NULL pointer
for the thread control block happens which may be difficult to debug.
|
|
This function may be used to burn a couple of processor cycles with
minimum impact on the system bus. It may be used in busy wait loops.
Since it is a global function, it is possible to wrap it in device
driver test code.
|
|
Add an architecture-specific implementation for
_CPU_Get_current_per_CPU_control() to reduce overhead for getting the
current CPU's Per_CPU_Control structure.
|
|
Fix move of regions. Allow sections to be contained in a region (may
happen due to region alignment).
|
|
This simplifies unit testing.
|
|
Updates #4625.
|
|
The previous SMP multitasking start assumed that the initial heir thread of a
processor starts execution in _Thread_Handler(). The _Thread_Handler() sets
the interrupt state explicitly by _ISR_Set_level() before it calls the thread
entry. Under certain timing conditions, processors may perform an initial
context switch to a thread which already executes its thread body (see
smptests/smpstart01). In this case, interrupts are disabled after the context
switch on targets which do not save/restore the interrupt state during a
context switch (aarch64, arm, and riscv).
Close #4627.
|
|
Disable thread dispatching earlier on secondary processors. This ensures that
fatal error and per-CPU job handlers are called with thread dispatching
disabled. On the boot processor, the thread dispatching is already disabled by
_Thread_Dispatch_initialization().
|
|
|
|
Updates #3053.
|
|
|
|
Updates #3053.
|
|
Updates #3053.
|
|
|
|
Updates #3053.
|
|
Updates #3053.
|
|
Updates #3053.
|
