summaryrefslogtreecommitdiffstats
path: root/cpukit/score/cpu (unfollow)
Commit message (Expand)AuthorFilesLines
2020-07-05i386: Replace fpcr clobber with memory clobberSebastian Huber2-3/+3
2020-06-30score: Clarify CPU_USE_LIBC_INIT_FINI_ARRAY optionSebastian Huber1-3/+4
2020-06-30score: Add CPU_USE_LIBC_INIT_FINI_ARRAYKinsey Moore18-0/+42
2020-06-11bsp/pc386: Define interrupt stack frame for smpJan Sommer2-13/+17
2020-06-11bsp/pc386: Update context switch and restoreJan Sommer2-16/+51
2020-06-11bsp/pc386: Update GDT to work for SMPJan Sommer2-5/+32
2020-05-27arm: Fix ARMv7-M exception handlerSebastian Huber1-8/+15
2020-04-16Canonicalize config.h includeSebastian Huber62-62/+62
2020-04-03arm: ARMv7-M statically initialized vector tableSebastian Huber2-16/+30
2020-02-12score: Remove superfluous FP types/definesSebastian Huber10-795/+33
2019-11-29Regenerate headers.amSebastian Huber1-0/+1
2019-11-12riscv: preliminarily support for libdlHesham Almatary1-0/+144
2019-10-31arm: Add defines for small pages MMUSebastian Huber1-0/+57
2019-09-03arm: Fix default exception handlerSebastian Huber1-2/+2
2019-06-28arm: Return the current handler from arm_cp15_set_exception_handlerChris Johns1-1/+6
2019-06-07sparc: Fix mistakenly cleared PSR[EF] bit.Maksim E. Kozlov1-1/+1
2019-06-06sparc: Fix missed restoring of PSR in syscall_lazy_fp_switchMaksim E. Kozlov1-0/+11
2019-06-06sparc: Improve _CPU_Context_validate()Sebastian Huber1-8/+20
2019-04-04doxygen: Rename Score* groups in RTEMSScore*Sebastian Huber1-1/+1
2019-04-04doxygen: Added Management to Example CPU ArchitectureAndreas Dachsberger1-0/+8
2019-04-02doxygen: score: Put ARM Co-Processor 15 group in ARMAndreas Dachsberger1-3/+3
2019-04-02doxygen: score: Add x86-64 CPU architecture groupAndreas Dachsberger2-0/+24
2019-04-02doxygen: score: Add V850 CPU architecture groupAndreas Dachsberger3-18/+54
2019-04-02doxygen: score: Add SPARC64 CPU architecture groupAndreas Dachsberger2-0/+22
2019-04-02doxygen: score: Add SPARC CPU architecture groupAndreas Dachsberger3-2/+26
2019-04-02doxygen: score: Add SuperH CPU architecture groupAndreas Dachsberger2-0/+20
2019-04-02doxygen: score: Add RISC-V CPU architecture groupAndreas Dachsberger4-1/+26
2019-04-02doxygen: score: Add powerpc CPU architecture groupAndreas Dachsberger5-2/+32
2019-04-02doxygen: score: Add or1k CPU architecture groupAndreas Dachsberger4-1/+27
2019-04-01doxygen: score: Add nios2 CPU architecture groupAndreas Dachsberger3-0/+26
2019-04-01doxygen: score: Add Moxie CPU architecture groupAndreas Dachsberger3-0/+26
2019-04-01doxygen: score: Add m68k CPU architecture groupAndreas Dachsberger9-10/+47
2019-04-01doxygen: score: Change no_cpu architecture groupAndreas Dachsberger2-36/+49
2019-04-01doxygen: score: Add lm32 CPU architecture groupAndreas Dachsberger3-14/+53
2019-04-01doxygen: score: Add i386 CPU architecture groupAndreas Dachsberger8-2/+57
2019-04-01doxygen: score: Add Epiphany CPU architecture groupAndreas Dachsberger4-2/+20
2019-04-01doxygen: score: Add Blackfin CPU architecture groupAndreas Dachsberger2-16/+43
2019-03-26score: Add ARM CPU architecture groupSebastian Huber10-52/+32
2019-03-26score: Add example CPU architecture groupSebastian Huber2-2/+14
2019-03-26score: Rename ScoreCPU Doxygen groupSebastian Huber13-15/+15
2019-03-14Remove superfluous <rtems/system.h> includesSebastian Huber22-22/+1
2019-03-14sparc64: Do not include <rtems/asm.h> in C sourceSebastian Huber1-1/+0
2019-03-08cpukit/arm: Correct register definitionJonathan Brandmeyer1-2/+2
2019-02-28Remove explicit file names from @fileSebastian Huber21-21/+21
2019-02-22bsps/arm: Fix system register for virtual timerKinsey Moore1-1/+1
2019-02-09libdl: Fix the support for constructors and desctructors.Chris Johns1-20/+52
2019-02-02riscv: Fix misaligned access in context validateSebastian Huber1-1/+1
2019-01-29m68k: Avoid _Addresses_Add_offset()Sebastian Huber1-4/+2
2019-01-22riscv: add griscv bspJiri Gaisler1-4/+1
2019-01-22grlib: use cpu-independent routines for uncached accessJiri Gaisler3-0/+83
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-03 00:14:00 +0000