rtems - RTEMS Kernel, file-systems, drivers, BSPs, samples, and testsuite.

	Commit message (Collapse)	Author	Age	Files	Lines
*	or1k-utility.h: Add missing end of C++ header pattern	Joel Sherrill	2015-04-17	1	-0/+4
\| \| \| \|	closes 2326.
*	or1k: Send halt signal to or1k simulators when rtems terminates	Hesham ALMatary	2015-04-02	2	-1/+11
\|
*	Replace www.rtems.com with www.rtems.org	Sebastian Huber	2015-03-20	2	-2/+2
\|
*	cpukit: add and use CPU_Uint32ptr type	Gedare Bloom	2015-03-16	1	-0/+3
\|
*	score/or1k: Fix warnings. Add missing prototypes	Hesham ALMatary	2015-03-13	1	-0/+4
\| \| \| \|	Closes #2304
*	or1k/rtems/score/cpu.h: Add no_return attribute to _CPU_Context_restore	Joel Sherrill	2015-03-09	1	-1/+1
\|
*	or1k: Correct _CPU_Thread_Idle_body prototype	Joel Sherrill	2015-03-09	2	-2/+2
\|
*	score: Delete unused CPU_UNROLL_ENQUEUE_PRIORITY	Sebastian Huber	2015-03-05	1	-21/+0
\|
*	score/cpu/or1k: Add cpuatomic.h to fix broken build.	Hesham ALMatary	2015-03-04	3	-2/+19
\| \| \| \| \|	4e3d9a4d6c76fba8e31138d503f736405dafc213 broke or1k, cpuatomic.h has to be added to all architectures.
*	or1k/or1k-exception-default.c: Eliminate dependency on BSP provided .h file	Hesham ALMatary	2015-03-03	1	-1/+0
\|
*	or1k/cpu.c: Eliminate dependency on BSP provided header	Hesham ALMatary	2015-02-10	1	-2/+7
\|
*	or1k fix bug: Initialize thread context with higher stack address.	Hesham ALMatary	2014-09-29	1	-2/+3
\| \| \| \| \| \|	Since or1k architecture stack grows down, threads should be initialized with high stack addresses instead of lower ones. This is done in _CPU_Context_Initialize function.
*	score/cpu/or1k: Follow no_cpu ISR_Handler algorithm.	Hesham ALMatary	2014-09-16	1	-0/+10
\| \| \| \| \| \| \| \|	This patch adjusts ISR_Handler to exactly follow the pseudo code introduced in http://rtems.org/onlinedocs/doc-current/share/rtems/html/porting/Interrupts-Interrupt-Dispatching.html It adds two new checkings on _Thread_Dispatch_disable_level and _ISR_Nest_level after returning from the C handler.
*	OpenRISC: Account for red-zone (fixup printf bug).	Hesham ALMatary	2014-09-16	2	-19/+22
\| \| \| \| \| \| \| \| \| \| \| \| \| \|	This patch allocate a space in the stack to account for red-zone that gcc may utilize for the use of leaf functions. Care must be taken to handle this red-zone from many places: 1- Upon creation of a new thread stack. 2- Once an interrupt entred. Also moving the enable-thread-dispach() and increment ISR level before checking if dispatch needed was required. The previous modifications solved the printf bug which disabled ticker to output strings after context switches that arise from Thread_Delay_ended.
*	or1k: Let CPU/BSP Fatal handler have access to source	Hesham ALMatary	2014-09-10	1	-2/+2
\| \| \| \| \| \|	This patchs follows the latest commit by Daniel Hellstrom that requires _CPU_Fatal_halt to have _source passed to it along with _error number.
*	Regenerate preinstall.am for score/cpu/or1k	Hesham ALMatary	2014-09-04	1	-3/+3
\| \| \| \| \|	This patch regenerates preinstall.am file after Chris fixup regarding preinstall.am files gerenration from bootstrap -p command.
*	or1k: Implement context validate and context volatile clobber functions.	Hesham ALMatary	2014-09-02	4	-3/+225
\| \| \| \| \| \|	score/cpu/or1k: Add two new assembly functions: _CPU_Context_validate and _CPU_Context_volatile_clobber; their implementation follows corresponding ARM functions.
*	Add missing r31 load instruction _ISR_Handler	Hesham ALMatary	2014-09-02	1	-0/+1
\| \| \| \| \|	_ISR_Handler: r31 was not loaded in restore function. This patch adds this load.
*	Add or1k tick timer register definitions	Hesham ALMatary	2014-08-18	1	-2/+14
\|
*	or1k/.../preinstall.am: Add missing file	Joel Sherrill	2014-08-12	1	-0/+49
\|
*	Add support for OpenRISC - Fixed issues	Hesham ALMatary	2014-08-12	13	-0/+2261
	This work is based on the old or32 port (that has been removed back in 2005) authored by Chris Ziomkowski. The patch includes the basic functions every port should implement like: context switch, exception handling, OpenRISC ABI and machine definitions and configurations.