summaryrefslogtreecommitdiffstats
path: root/cpukit/score/cpu/m68k/rtems/score (follow)
Commit message (Collapse)AuthorAgeFilesLines
...
* 2003-09-04 Joel Sherrill <joel@OARcorp.com>Joel Sherrill2003-09-043-3/+3
| | | | | * cpu.c, cpu_asm.S, rtems/score/cpu.h, rtems/score/m68k.h, rtems/score/types.h: URL for license changed.
* 2002-08-14 Brett Swimley <brett.swimley@aedinc.net>Joel Sherrill2002-08-141-1/+12
| | | | | | | | | | * cpu_asm.S: Per PR267, the _ISR_Handler() function never was modifying _ISR_Nest_level, and _Watchdog_Insert() requires this variable to be modified to determine if an interrupt may have modified the watchdog chain. Prior to modifying _ISR_Handler(), I had a test that would fail if _ISR_Flash was not commented out in _Watchdog_Insert(). After this modification was made, my test ran flawlessly.
* 2002-05-28 Chris Johns <ccj@acm.org>Joel Sherrill2002-05-281-1/+1
| | | | | * rtems/score/m68k.h: Per PR227, mc68060 does not require FPSP since it is now multilib'ed.
* 2001-04-03 Joel Sherrill <joel@OARcorp.com>Joel Sherrill2002-04-032-2/+2
| | | | | | * Per PR94, all rtems/score/CPUtypes.h are named rtems/score/types.h. * include/rtems/score/ispsh7750.h, score/ispsh7750.c: Account for name change.
* 2002-03-15 Ralf Corsepius <corsepiu@faw.uni-ulm.de>Joel Sherrill2002-03-151-1/+1
| | | | * rtems/score/m68k.h: m68k_swap_u32 fix typo.
* 2002-03-06 Victor V. Vengerov <vvv@oktet.ru>Joel Sherrill2002-03-061-0/+33
| | | | | | * rtems/score/m68k.h [M68K_COLDFIRE_ARCH] (CPU_swap_u16, CPU_swap_u32): Generic implementation of endian swap primitives added for Coldfire family.
* 2001-11-28 Joel Sherrill <joel@OARcorp.com>,Joel Sherrill2001-11-281-0/+7
| | | | | | | This was tracked as PR91. * rtems/score/cpu.h: Added CPU_PROVIDES_ISR_IS_IN_PROGRESS macro which is used to specify if the port uses the standard macro for this (FALSE). A TRUE setting indicates the port provides its own implementation.
* 2001-01-03 Joel Sherrill <joel@OARcorp.com>Joel Sherrill2001-01-031-0/+3
| | | | | | * rtems/score/cpu.h: Added _CPU_Initialize_vectors(). * cpu_asm.S: Modify to properly dereference _ISR_Vector_table now that it is dynamically allocated.
* 2000-10-19 Antti P Miettinen <anmietti@trshp.ntc.nokia.com>Joel Sherrill2000-10-191-3/+13
| | | | | * rtems/score/cpu.h: define CPU_Exception_frame for rdbg. * m68302.h: Make buffer pointer in m302_SCC_bd volatile.
* Moved i386 and m68k cache management code to libcpu. EverythingJoel Sherrill2000-06-131-211/+0
| | | | | | now is an implementation of the prototypes in rtems/rtems/cache.h. The libcpu/i386/wrapup directory is no longer needed. The PowerPC needs this done to it.
* Patch from John Cotton <john.cotton@nrc.ca>, Charles-Antoine GauthierJoel Sherrill2000-06-121-8/+231
| | | | | | | | | | | | | | | <charles.gauthier@iit.nrc.ca>, and Darlene A. Stewart <Darlene.Stewart@nrc.ca> to add support for a number of very significant things: + BSPs for many variations on the Motorola MBX8xx board series + Cache Manager including initial support for m68040 and PowerPC + Rework of mpc8xx libcpu code so all mpc8xx CPUs now use same code base. + Rework of eth_comm BSP to utiltize above. John reports this works on the 821 and 860
* Merged from 4.5.0-beta3aJoel Sherrill2000-06-121-0/+9
|
* Patch rtems-rc-4.5.0-13-cvs.diff from Ralf Corsepius <corsepiu@faw.uni-ulm.de>.Joel Sherrill2000-04-131-0/+2
| | | | adds .cvsignore.
* Increased stack size to 4K per Eric Norum.Joel Sherrill2000-01-031-1/+1
|
* Patch from Jepsen Hans Peter <hans_peter_jepsen@Danfoss.com> toJoel Sherrill1999-12-131-1/+1
| | | | use correct ifdef conditional (__GNUC__ not __GCC__).
* Updated copyright notice.Joel Sherrill1999-11-173-6/+3
|
* This is another pass at making sure that nothing outside the BSPJoel Sherrill1999-11-051-0/+12
| | | | | | | | | | | | unnecessarily uses any variables defined by the BSP. On this sweep, use of BSP_Configuration and Cpu_table was eliminated. A significant part of this modification was the addition of macros to access fields in the RTEMS configuration structures. This is necessary to strengthen the division between the BSP independent parts of RTEMS and the BSPs themselves. This started after comments and analysis by Ralf Corsepius <corsepiu@faw.uni-ulm.de>.
* Patch from Charles-Antoine Gauthier <charles.gauthier@iit.nrc.ca>Joel Sherrill1999-07-291-1/+1
| | | | | to correct a typo CPU_HAS_OWN_HOST_TO_NETWORK_ROUTINES was actually typed in as CPU_CPU_HAS_OWN_HOST_TO_NETWORK_ROUTINES.
* Part of the automake VI patch from Ralf Corsepius <corsepiu@faw.uni-ulm.de>:Joel Sherrill1999-02-183-0/+1068
> 4) rtems-rc-19990202-0.diff /reorg-score-cpu.sh > > reorg-score-cpu.sh reorganizes the cpu/<cpu>/* subdirectories in a > similar manner than previous reorg scripts did. rtems-rc-19990202-0.diff > contains the diffs after reorg-score-cpu.sh has been run on a > rtems-19981215 snapshot + my patches up to rtems-rc-19990131-2.diff. > > This patch is rather nasty and may break something. However, I've tested > it for about 10 different target/bsp pairs and believe to have shaken > out most bugs. I wonder about the following .h files that were not moved: a29k/asm.h a29k/cpu_asm.h i386/asm.h i960/asm.h m68k/asm.h m68k/m68302.h m68k/m68360.h m68k/qsm.h m68k/sim.h mips64orion/asm.h mips64orion/cpu_asm.h mips64orion/mips64orion.h no_cpu/asm.h no_cpu/cpu_asm.h powerpc/asm.h powerpc/mpc860.h sh/asm.h sparc/asm.h sparc/erc32.h
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-26 06:22:00 +0000