| Commit message (Collapse) | Author | Age | Files | Lines |
| |
|
| |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Add CPU port type CPU_Exception_frame and function
_CPU_Exception_frame_print().
The CPU ports of avr, bfin, h8300, lm32, m32c, m32r, m68k, nios2, sh,
sparc64, and v850 use an empty default implementation of
_CPU_Exception_frame_print().
Add rtems_exception_frame and rtems_exception_frame_print().
Add RTEMS_FATAL_SOURCE_EXCEPTION for CPU exceptions. Use rtems_fatal()
with source RTEMS_FATAL_SOURCE_EXCEPTION in CPU ports of i386, powerpc,
and sparc for unexpected exceptions.
Add third parameter to RTEMS_BSP_CLEANUP_OPTIONS() which controls the
BSP_PRINT_EXCEPTION_CONTEXT define used in the default
bsp_fatal_extension().
Add test sptests/spfatal26.
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Add and use new CPU port define CPU_SIZEOF_POINTER. It must be an
integer literal that can be used by the assembler. This value will be
used to calculate offsets of structure members. These offsets will be
used in assembler code.
The size of a pointer is part of the application binary interface (ABI)
and thus independent of the actual programming language. The compiler
will provide defines to determine the current ABI. We use these defines
to select the appropriate CPU_SIZEOF_POINTER value.
Static assertions in the new file "cpukit/score/src/percpuasm.c" will
ensure that the value of CPU_SIZEOF_POINTER is consistent with the
current compiler settings. Also the offset values used by assembler
code are verfied.
|
|
|
|
|
|
|
|
|
|
|
|
| |
Script does what is expected and tries to do it as
smartly as possible.
+ remove occurrences of two blank comment lines
next to each other after Id string line removed.
+ remove entire comment blocks which only exited to
contain CVS Ids
+ If the processing left a blank line at the top of
a file, it was removed.
|
|
|
|
|
| |
PR 1914/cpukit
* rtems/score/cpu.h: Select timestamp implementation.
|
|
|
|
|
| |
* cpu.c, rtems/asm.h, rtems/score/cpu.h:
Use "__asm__" instead of "asm" for improved c99-compliance.
|
|
|
|
|
|
| |
* rtems/score/cpu.h: Add RTEMS_COMPILER_NO_RETURN_ATTRIBUTE to
_CPU_Context_restore() because it does not return. Telling GCC this
avoids generation of dead code.
|
|
|
|
|
|
|
|
|
|
|
| |
PR 1635/cpukit
* rtems/score/cpu.h, rtems/score/types.h: Refactoring of priority
handling, to isolate the bitmap implementation of priorities in the
supercore so that priority management is a little more modular. This
change is in anticipation of scheduler implementations that can
select how they manage tracking priority levels / finding the highest
priority ready task. Note that most of the changes here are simple
renaming, to clarify the use of the bitmap-based priority management.
|
|
|
|
| |
* rtems/score/cpu.h: Assembler compatibility fixes.
|
|
|
|
|
| |
* rtems/score/cpu.h: Include <rtems/score/types.h> first.
* rtems/score/types.h: Use <rtems/score/basedefs.h> header file.
|
|
|
|
|
|
|
|
| |
PR 1573/cpukit
* cpu_asm.S, rtems/asm.h, rtems/score/cpu.h: Add a per cpu data
structure which contains the information required by RTEMS for each
CPU core. This encapsulates information such as thread executing,
heir, idle and dispatch needed.
|
|
|
|
| |
* rtems/score/cpu.h: Remove warning in _CPU_Context_Initialize.
|
| |
|
|
|
|
|
|
| |
* cpu.c, rtems/score/cpu.h: Eliminate _CPU_Thread_dispatch_pointer and
passing address of _Thread_Dispatch to _CPU_Initialize. Clean up
comments.
|
|
|
|
|
| |
* rtems/score/cpu.h: Do not unroll any code on this target and use a
16-bit object id.
|
|
|
|
| |
* rtems/score/cpu.h: Remove extraneous spaces.
|
| |
|
|
|
|
| |
* cpu.c, rtems/score/cpu.h: Correct prototype of Idle threads.
|
|
|
|
|
|
|
|
| |
* rtems/score/cpu.h: Add CPU_SIMPLE_VECTORED_INTERRUPTS porting
parameter to indicate that the port uses the Simple Vectored
Interrupt model or the Programmable Interrupt Controller Model. The
PIC model is implemented primarily in the BSP and it is responsible
for all memory allocation.
|
|
|
|
| |
* rtems/score/cpu.h: Add _CPU_Context_Get_SP() for stack check utility.
|
|
|
|
|
|
| |
* cpu.c, rtems/score/cpu.h: Move interrupt_stack_size field from CPU
Table to Configuration Table. Eliminate CPU Table from all ports.
Delete references to CPU Table in all forms.
|
|
|
|
|
|
|
|
|
| |
* rtems/score/cpu.h: Moved most of the remaining CPU Table fields to
the Configuration Table. This included pretasking_hook,
predriver_hook, postdriver_hook, idle_task, do_zero_of_workspace,
extra_mpci_receive_server_stack, stack_allocate_hook, and
stack_free_hook. As a side-effect of this effort some multiprocessing
code was made conditional and some style clean up occurred.
|
|
|
|
| |
* rtems/score/cpu.h: Remove CPU_HAS_OWN_HOST_TO_NETWORK_ROUTINES.
|
|
|
|
| |
Eliminate evil casts.
|
|
|
|
|
| |
* rtems/score/cpu.h: Revert change. It did not appear to correct all
warnings.
|
|
|
|
| |
* rtems/score/cpu.h:
|
|
|
|
| |
* rtems/score/cpu.h: Correct inline assembly constraints.
|
|
|
|
|
|
| |
* rtems/score/cpu.h: Part of a large patch to improve Doxygen output.
As a side-effect, grammar and spelling errors were corrected, spacing
errors were address, and some variable names were improved.
|
|
|
|
| |
* rtems/score/cpu.h: Remove traces from NO_CPU.
|
| |
|
|
|
|
|
|
| |
PR 733/rtems
* rtems/score/cpu.h: Remove output arg from inline asm in
_CPU_ISR_Disable.
|
| |
|
|
|
|
|
|
| |
* rtems/score/cpu.h: Add doxygen preamble.
* rtems/score/h8300.h: Add doxygen preamble.
* rtems/score/types.h: Add doxygen preamble.
|
|
|
|
| |
* rtems/score/cpu.h: i960 obsoleted and all references removed.
|
|
|
|
| |
* cpu.c, rtems/score/cpu.h: Convert to using c99 fixed size types.
|
|
|
|
|
| |
* rtems/score/cpu.h: Obsoleting HP PA-RISC port and removing all
references.
|
|
|
|
|
| |
* asm.h, cpu.c, cpu_asm.S, rtems/score/cpu.h, rtems/score/h8300.h,
rtems/score/types.h: URL for license changed.
|
|
|
|
|
| |
PR 455/bsps
* rtems/score/cpu.h: Added missing CPU_swap_u16().
|
|
|
|
|
| |
* rtems/score/cpu.h: Add prototype of H8BD_Install_IRQ to eliminate
warning.
|
|
|
|
| |
* rtems/score/cpu.h: Filled in something that was marked XXX.
|
|
|
|
|
|
| |
* rtems/score/cpu.h: Fixed comments and renamed
CPU_SYSTEM_INITIALIZATION_THREAD_EXTRA_STACK to
CPU_MPCI_RECEIVE_SERVER_EXTRA_STACK to be consistent with other code.
|
|
|
|
|
|
|
| |
* Per PR94, all rtems/score/CPUtypes.h are named rtems/score/types.h.
* rtems/score/h8300types.h: Removed.
* rtems/score/types.h: New file via CVS magic.
* Makefile.am, rtems/score/cpu.h: Account for name change.
|
|
|
|
| |
* rtems/score/cpu.h: #include <rtems/bspIo.h>.
|
|
|
|
|
|
|
| |
This was tracked as PR91.
* rtems/score/cpu.h: Added CPU_PROVIDES_ISR_IS_IN_PROGRESS macro which
is used to specify if the port uses the standard macro for this (FALSE).
A TRUE setting indicates the port provides its own implementation.
|
|
|
|
|
|
| |
* rtems/score/cpu.h: Added _CPU_Initialize_vectors().
* cpu_asm.S: Modify to properly dereference _ISR_Vector_table
now that it is dynamically allocated.
|
|
|
|
|
|
|
| |
* cpu_asm.S, rtems/score/cpu.h: Modified to better support
multilibing. These changes result in the code being able to
compile with the default gcc settings. It is not functional
in this configuration but does compile.
|
|
|
|
|
|
|
|
|
|
| |
This update addresses the following:
+ the ISR enable/disable/flash macros now work with old gcc versions.
+ the UI CCR bits are now masked since other example code did so
+ _ISR_Dispatch disables interrupts during call setup
Together these removed the instabilities he was seeing.
|
|
|
|
| |
_Interrupt_Manager_initialization.
|
|
|
|
| |
to be consistent with other ports.
|